aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/common
Commit message (Collapse)AuthorAgeFilesLines
* Add $live and $fair cell types, add support for s_eventually keywordClifford Wolf2017-02-251-0/+16
|
* Add $cover cell type and SVA cover() supportClifford Wolf2017-02-041-0/+8
|
* Added $anyseq cell typeClifford Wolf2016-10-141-0/+12
|
* Added $global_clock verilog syntax support for creating $ff cellsClifford Wolf2016-10-142-2/+23
|
* Added $ff and $_FF_ cell typesClifford Wolf2016-10-122-1/+14
|
* Added "prep -nokeepdc"Clifford Wolf2016-09-301-4/+12
|
* Added "prep -nomem"Clifford Wolf2016-08-301-6/+16
|
* Removed $aconst cell typeClifford Wolf2016-08-301-12/+0
|
* Removed $predict againClifford Wolf2016-08-281-8/+0
|
* Added "wreduce -memx"Clifford Wolf2016-08-201-2/+6
|
* Added memory_memx pass, "memory -memx", and "prep -memx"Clifford Wolf2016-08-191-2/+17
|
* Added $anyconst and $aconstClifford Wolf2016-07-271-0/+24
|
* Added $initstate cell type and vlog functionClifford Wolf2016-07-211-0/+17
|
* After reading the SV spec, using non-standard predict() instead of expect()Clifford Wolf2016-07-211-9/+1
|
* Added basic support for $expect cellsClifford Wolf2016-07-131-0/+16
|
* Added "prep -auto-top" and "synth -auto-top"Clifford Wolf2016-07-112-6/+23
|
* Improved support for $sop cellsClifford Wolf2016-06-172-4/+4
|
* Added $sop cell type and "abc -sop"Clifford Wolf2016-06-171-0/+28
|
* Do not run "wreduce" in "prep -ifx"Clifford Wolf2016-06-081-2/+3
|
* Added "proc_mux -ifx"Clifford Wolf2016-06-061-2/+11
|
* Added "prep -flatten" and "synth -flatten"Clifford Wolf2016-04-242-7/+36
|
* Converted "prep" to ScriptPassClifford Wolf2016-04-242-60/+47
|
* Added "yosys -D" featureClifford Wolf2016-04-212-2/+2
|
* Added ScriptPass helper class for script-like passesClifford Wolf2016-03-311-89/+64
|
* Renamed opt_const to opt_exprClifford Wolf2016-03-313-6/+6
|
* Added more cell help messagesClifford Wolf2016-03-291-0/+73
|
* Progress in cell library documentationClifford Wolf2016-02-011-0/+238
|
* Run opt_const before check in default scriptsClifford Wolf2015-12-222-0/+4
|
* Progress on cell help messagesClifford Wolf2015-10-201-18/+114
|
* Progress on cell help messagesClifford Wolf2015-10-172-53/+106
|
* Added "prep" commandClifford Wolf2015-10-142-0/+157
|
* Added more cell descriptionsClifford Wolf2015-10-141-0/+85
|
* Added first help messages for cell typesClifford Wolf2015-10-144-0/+292
|
* Added read-enable to memory modelClifford Wolf2015-09-251-4/+5
|
* Added $tribuf and $_TBUF_ sim modelsClifford Wolf2015-08-162-0/+20
|
* Added $tribuf and $_TBUF_ cell typesClifford Wolf2015-08-161-1/+1
|
* Another block of spelling fixesLarry Doolittle2015-08-143-4/+4
| | | | Smaller this time
* Adjust makefiles to work with out-of-tree buildsClifford Wolf2015-08-122-12/+0
| | | | This is based on work done by Larry Doolittle
* Added WORDS parameter to $meminitClifford Wolf2015-07-311-1/+2
|
* Added "synth -nofsm"Clifford Wolf2015-07-021-1/+10
|
* Fixed trailing whitespacesClifford Wolf2015-07-024-10/+10
|
* Added "synth -nordff -noalumacc"Clifford Wolf2015-06-151-3/+20
|
* Added simplemap $lut supportClifford Wolf2015-04-271-8/+2
|
* make all vector-size related integer params in $mem sim model signedClifford Wolf2015-04-051-6/+6
| | | | | | this fixes iverilog crashes such as the following: warning: verinum::as_long() truncated 32 bits to 31, returns 2147483647 draw_net_input.c:711: Error: malloc() ran out of memory.
* Added $_MUX4_, $_MUX8_, and $_MUX16_ cell typesClifford Wolf2015-04-051-0/+29
|
* Added $assume cell typeClifford Wolf2015-02-261-1/+18
|
* Added "stat" to "synth" and "synth_xilinx"Clifford Wolf2015-02-151-0/+2
|
* Added final checks to "synth" and "synth_xilinx"Clifford Wolf2015-02-151-7/+14
|
* Smaller default parameters in $mem simlib modelClifford Wolf2015-02-151-2/+2
|
* Added $meminit support to "memory" commandClifford Wolf2015-02-141-3/+15
|