Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | flatten: topologically sort modules. | whitequark | 2020-06-04 | 1 | -55/+47 |
| | |||||
* | flatten: simplify. | whitequark | 2020-06-04 | 1 | -43/+7 |
| | | | | | | | `flatten` cannot derive modules in most cases because that would just yield processes, and it does not support `-autoproc`; in practice `flatten` has to be preceded by a call to `hierarchy`, which makes deriving unnecessary. | ||||
* | flatten: simplify. NFC. | whitequark | 2020-06-04 | 1 | -7/+3 |
| | | | | Remove redundant sigmaps. | ||||
* | flatten: simplify. | whitequark | 2020-06-04 | 1 | -35/+0 |
| | | | | | Flattening does not benefit from topologically sorting cells within a module when processing them. | ||||
* | flatten: simplify. NFC. | whitequark | 2020-06-04 | 1 | -11/+4 |
| | | | | | Flatten is non-recursive and doesn't need to keep track of handled cells. | ||||
* | flatten: simplify. NFC. | whitequark | 2020-06-04 | 1 | -6/+4 |
| | | | | Flattening always does "non-recursive" mapping. | ||||
* | flatten: simplify. NFC. | whitequark | 2020-06-04 | 1 | -73/+39 |
| | | | | The `celltypeMap` always maps `x` to `{x}`. | ||||
* | flatten: simplify. NFC. | whitequark | 2020-06-04 | 1 | -8/+8 |
| | | | | The `design` and `map` designs are always the same when flattening. | ||||
* | RTLIL: factor out RTLIL::Module::addMemory. NFC. | whitequark | 2020-06-04 | 2 | -14/+2 |
| | |||||
* | flatten: rename techmap-related stuff. NFC. | whitequark | 2020-06-04 | 1 | -16/+16 |
| | |||||
* | techmap, flatten: remove dead options. | whitequark | 2020-06-04 | 2 | -928/+212 |
| | | | | | | After splitting the passes, some options can never be activated, and most conditions involving them become dead. Remove them, and also all of the newly dead code. | ||||
* | flatten: split from techmap. | whitequark | 2020-06-03 | 3 | -93/+1149 |
| | | | | | | | Although the two passes started out very similar, they diverged over time and now have little in common. Moreover, `techmap` is extremely complex while `flatten` does not have to be, and this complexity interferes with improving `flatten`. | ||||
* | techmap: remove dead variable. NFC. | whitequark | 2020-06-03 | 1 | -1/+0 |
| | |||||
* | techmap: use C++11 default member initializers. NFC. | whitequark | 2020-06-02 | 1 | -16/+6 |
| | |||||
* | techmap: simplify. | whitequark | 2020-06-02 | 1 | -7/+1 |
| | | | | `rewrite_filename` is already called in `Frontend::extra_args`. | ||||
* | techmap: use +/techmap.v instead of an ad-hoc code generator. | whitequark | 2020-06-02 | 3 | -16/+1 |
| | |||||
* | Merge pull request #1862 from boqwxp/cleanup_techmap | clairexen | 2020-05-31 | 3 | -153/+158 |
|\ | | | | | Clean up `passes/techmap/techmap.cc` | ||||
| * | techmap: Replace naughty `const_cast<>()`s. | Alberto Gonzalez | 2020-05-14 | 1 | -2/+4 |
| | | | | | | | | Co-Authored-By: Eddie Hung <eddie@fpgeh.com> | ||||
| * | techmap: Replace pseudo-private member usage with the range accessor ↵ | Alberto Gonzalez | 2020-05-14 | 1 | -3/+3 |
| | | | | | | | | function and some naughty `const_cast<>()`s. | ||||
| * | techmap: sort celltypeMap as it determines techmap order | Eddie Hung | 2020-05-14 | 1 | -1/+5 |
| | | |||||
| * | Replace `std::set`s using custom comparators with `pool`. | Alberto Gonzalez | 2020-05-14 | 1 | -4/+4 |
| | | | | | | | | Co-Authored-By: Eddie Hung <eddie@fpgeh.com> | ||||
| * | techmap: prefix special wires with backslash for use as IdString | Eddie Hung | 2020-05-14 | 1 | -11/+12 |
| | | |||||
| * | Further clean up `passes/techmap/techmap.cc`. | Alberto Gonzalez | 2020-05-14 | 1 | -5/+6 |
| | | | | | | | | Co-Authored-By: Eddie Hung <eddie@fpgeh.com> | ||||
| * | Use `emplace()` for more efficient insertion into various `dict`s. | Alberto Gonzalez | 2020-05-14 | 1 | -8/+8 |
| | | |||||
| * | Build constant bits directly rather than constructing an object and copying ↵ | Alberto Gonzalez | 2020-05-14 | 1 | -2/+5 |
| | | | | | | | | its bits. | ||||
| * | Replace `std::set` with `pool` for `cell_to_inbit` and `outbit_to_cell`. | Alberto Gonzalez | 2020-05-14 | 1 | -2/+2 |
| | | |||||
| * | Use `emplace()` rather than `insert()`. | Alberto Gonzalez | 2020-05-14 | 1 | -1/+1 |
| | | |||||
| * | Clean up pseudo-private member usage and ensure range iteration uses ↵ | Alberto Gonzalez | 2020-05-14 | 1 | -17/+17 |
| | | | | | | | | references where possible to avoid unnecessary copies. | ||||
| * | Clean up extraneous buffer. | Alberto Gonzalez | 2020-05-14 | 1 | -5/+2 |
| | | |||||
| * | Replace `std::map` with `dict` for `unique_bit_id`. | Alberto Gonzalez | 2020-05-14 | 1 | -1/+1 |
| | | |||||
| * | Replace `std::map` with `dict` for `port_new2old_map`, `port_connmap`, and ↵ | Alberto Gonzalez | 2020-05-14 | 1 | -3/+3 |
| | | | | | | | | `cellbits_to_tplbits`. | ||||
| * | Replace `std::map` with `dict` for `connbits_map`, `cell_to_inbit`, and ↵ | Alberto Gonzalez | 2020-05-14 | 1 | -3/+3 |
| | | | | | | | | `outbit_to_cell`. | ||||
| * | Replace `std::map` with `dict` for `TechmapWires` type. | Alberto Gonzalez | 2020-05-14 | 1 | -1/+1 |
| | | |||||
| * | Replace `std::map` with `dict` for `celltypeMap`. | Alberto Gonzalez | 2020-05-14 | 1 | -3/+3 |
| | | |||||
| * | Replace `std::set` with `pool` for `handled_cells` and `techmap_wire_names`. | Alberto Gonzalez | 2020-05-14 | 1 | -4/+4 |
| | | |||||
| * | Replace `std::map` with `dict` for `positional_ports`. | Alberto Gonzalez | 2020-05-14 | 1 | -1/+1 |
| | | |||||
| * | Add specialized `hash()` for type `dict` and use a `dict` instead of a ↵ | Alberto Gonzalez | 2020-05-14 | 1 | -4/+4 |
| | | | | | | | | `std::map` for `techmap_cache` and `techmap_do_cache`. | ||||
| * | Replace `std::map` with `dict` for `simplemap_mappers`. | Alberto Gonzalez | 2020-05-14 | 3 | -5/+5 |
| | | |||||
| * | Use `nullptr` instead of `NULL` in `passes/techmap/techmap.cc`. | Alberto Gonzalez | 2020-05-14 | 1 | -10/+10 |
| | | |||||
| * | Replace `std::string` and `RTLIL::IdString` with `IdString` in ↵ | Alberto Gonzalez | 2020-05-14 | 1 | -21/+21 |
| | | | | | | | | | | | | `passes/techmap/techmap.cc`. Co-Authored-By: Eddie Hung <eddie@fpgeh.com> | ||||
| * | Do not modify design modules while iterating over `modules()`. | Alberto Gonzalez | 2020-05-14 | 1 | -1/+4 |
| | | | | | | | | Co-Authored-By: Eddie Hung <eddie@fpgeh.com> | ||||
| * | Clean up pseudo-private member usage, superfluous `std::vector` ↵ | Alberto Gonzalez | 2020-05-14 | 1 | -76/+70 |
| | | | | | | | | instantiation, and `RTLIL::id2cstr()` usage in `passes/techmap/techmap.cc`. | ||||
* | | abc9_ops: update comment | Eddie Hung | 2020-05-21 | 1 | -1/+1 |
| | | |||||
* | | abc9: use (* abc9_keep *) instead of (* abc9_scc *); apply to $_DFF_?_ | Eddie Hung | 2020-05-14 | 1 | -3/+3 |
| | | | | | | | | instead of moving them to $__ prefix | ||||
* | | abc9_ops: -prep_hier to create unmap module that removes Q's (* init *) | Eddie Hung | 2020-05-14 | 1 | -4/+6 |
| | | |||||
* | | abc9: preserve $_DFF_?_.Q's (* init *); rely on clean to remove it | Eddie Hung | 2020-05-14 | 1 | -17/+1 |
| | | |||||
* | | Fix broken test when ignoring abc9_flop with init == 1'b1 | Eddie Hung | 2020-05-14 | 1 | -3/+0 |
| | | |||||
* | | abc9_ops/xaiger: further reducing Module::derive() calls by ... | Eddie Hung | 2020-05-14 | 1 | -88/+84 |
| | | | | | | | | replacing _all_ (* abc9_box *) instantiations with their derived types | ||||
* | | Cleanup; reduce Module::derive() calls | Eddie Hung | 2020-05-14 | 1 | -131/+140 |
| | | |||||
* | | abc9: update to =_$abc9_flops pattern which includes whiteboxes | Eddie Hung | 2020-05-14 | 1 | -3/+3 |
| | |