aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap
Commit message (Expand)AuthorAgeFilesLines
* flatten: topologically sort modules.whitequark2020-06-041-55/+47
* flatten: simplify.whitequark2020-06-041-43/+7
* flatten: simplify. NFC.whitequark2020-06-041-7/+3
* flatten: simplify.whitequark2020-06-041-35/+0
* flatten: simplify. NFC.whitequark2020-06-041-11/+4
* flatten: simplify. NFC.whitequark2020-06-041-6/+4
* flatten: simplify. NFC.whitequark2020-06-041-73/+39
* flatten: simplify. NFC.whitequark2020-06-041-8/+8
* RTLIL: factor out RTLIL::Module::addMemory. NFC.whitequark2020-06-042-14/+2
* flatten: rename techmap-related stuff. NFC.whitequark2020-06-041-16/+16
* techmap, flatten: remove dead options.whitequark2020-06-042-928/+212
* flatten: split from techmap.whitequark2020-06-033-93/+1149
* techmap: remove dead variable. NFC.whitequark2020-06-031-1/+0
* techmap: use C++11 default member initializers. NFC.whitequark2020-06-021-16/+6
* techmap: simplify.whitequark2020-06-021-7/+1
* techmap: use +/techmap.v instead of an ad-hoc code generator.whitequark2020-06-023-16/+1
* Merge pull request #1862 from boqwxp/cleanup_techmapclairexen2020-05-313-153/+158
|\
| * techmap: Replace naughty `const_cast<>()`s.Alberto Gonzalez2020-05-141-2/+4
| * techmap: Replace pseudo-private member usage with the range accessor function...Alberto Gonzalez2020-05-141-3/+3
| * techmap: sort celltypeMap as it determines techmap orderEddie Hung2020-05-141-1/+5
| * Replace `std::set`s using custom comparators with `pool`.Alberto Gonzalez2020-05-141-4/+4
| * techmap: prefix special wires with backslash for use as IdStringEddie Hung2020-05-141-11/+12
| * Further clean up `passes/techmap/techmap.cc`.Alberto Gonzalez2020-05-141-5/+6
| * Use `emplace()` for more efficient insertion into various `dict`s.Alberto Gonzalez2020-05-141-8/+8
| * Build constant bits directly rather than constructing an object and copying i...Alberto Gonzalez2020-05-141-2/+5
| * Replace `std::set` with `pool` for `cell_to_inbit` and `outbit_to_cell`.Alberto Gonzalez2020-05-141-2/+2
| * Use `emplace()` rather than `insert()`.Alberto Gonzalez2020-05-141-1/+1
| * Clean up pseudo-private member usage and ensure range iteration uses referenc...Alberto Gonzalez2020-05-141-17/+17
| * Clean up extraneous buffer.Alberto Gonzalez2020-05-141-5/+2
| * Replace `std::map` with `dict` for `unique_bit_id`.Alberto Gonzalez2020-05-141-1/+1
| * Replace `std::map` with `dict` for `port_new2old_map`, `port_connmap`, and `c...Alberto Gonzalez2020-05-141-3/+3
| * Replace `std::map` with `dict` for `connbits_map`, `cell_to_inbit`, and `outb...Alberto Gonzalez2020-05-141-3/+3
| * Replace `std::map` with `dict` for `TechmapWires` type.Alberto Gonzalez2020-05-141-1/+1
| * Replace `std::map` with `dict` for `celltypeMap`.Alberto Gonzalez2020-05-141-3/+3
| * Replace `std::set` with `pool` for `handled_cells` and `techmap_wire_names`.Alberto Gonzalez2020-05-141-4/+4
| * Replace `std::map` with `dict` for `positional_ports`.Alberto Gonzalez2020-05-141-1/+1
| * Add specialized `hash()` for type `dict` and use a `dict` instead of a `std::...Alberto Gonzalez2020-05-141-4/+4
| * Replace `std::map` with `dict` for `simplemap_mappers`.Alberto Gonzalez2020-05-143-5/+5
| * Use `nullptr` instead of `NULL` in `passes/techmap/techmap.cc`.Alberto Gonzalez2020-05-141-10/+10
| * Replace `std::string` and `RTLIL::IdString` with `IdString` in `passes/techma...Alberto Gonzalez2020-05-141-21/+21
| * Do not modify design modules while iterating over `modules()`.Alberto Gonzalez2020-05-141-1/+4
| * Clean up pseudo-private member usage, superfluous `std::vector` instantiation...Alberto Gonzalez2020-05-141-76/+70
* | abc9_ops: update commentEddie Hung2020-05-211-1/+1
* | abc9: use (* abc9_keep *) instead of (* abc9_scc *); apply to $_DFF_?_Eddie Hung2020-05-141-3/+3
* | abc9_ops: -prep_hier to create unmap module that removes Q's (* init *)Eddie Hung2020-05-141-4/+6
* | abc9: preserve $_DFF_?_.Q's (* init *); rely on clean to remove itEddie Hung2020-05-141-17/+1
* | Fix broken test when ignoring abc9_flop with init == 1'b1Eddie Hung2020-05-141-3/+0
* | abc9_ops/xaiger: further reducing Module::derive() calls by ...Eddie Hung2020-05-141-88/+84
* | Cleanup; reduce Module::derive() callsEddie Hung2020-05-141-131/+140
* | abc9: update to =_$abc9_flops pattern which includes whiteboxesEddie Hung2020-05-141-3/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-19 20:34:02 +0000