aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap
Commit message (Expand)AuthorAgeFilesLines
* Improvements in greenpak4 shreg mappingClifford Wolf2016-04-231-16/+35
* Merge https://github.com/cliffordwolf/yosysAndrew Zonenberg2016-04-231-0/+1
|\
| * Added "shregmap -zinit" for greenpak4 techClifford Wolf2016-04-231-0/+1
* | Fixed typo in help textAndrew Zonenberg2016-04-221-1/+1
|/
* Added "shregmap -tech greenpak4"Clifford Wolf2016-04-221-6/+97
* Added "yosys -D" featureClifford Wolf2016-04-2119-31/+31
* Added "shregmap -params"Clifford Wolf2016-04-181-4/+43
* Added "shregmap -zinit" and "shregmap -init"Clifford Wolf2016-04-181-2/+65
* Improvements in "shregmap"Clifford Wolf2016-04-171-30/+140
* Added "shregmap" passClifford Wolf2016-04-162-0/+262
* Fixed copy&paste error in log message in lut2muxClifford Wolf2016-04-161-1/+1
* Prefer noninverting FFs in dfflibmapClifford Wolf2016-04-051-4/+20
* Fixed handling of inverters (aka 1-input luts) in nlutmapClifford Wolf2016-03-231-2/+2
* Improvements in ABCEXTERNAL handlingClifford Wolf2016-03-192-8/+17
* Support calling out to an external ABC.Sergey Kvachonok2016-03-191-4/+8
* Using "mfs" and "lutpack" in ABC lut mappingClifford Wolf2016-03-071-5/+14
* Fixed some visual studio warningsClifford Wolf2016-02-131-1/+1
* Improved dffsr2dff passClifford Wolf2016-02-021-5/+50
* Added dffsr2dffClifford Wolf2016-02-022-0/+169
* Added "abc -luts" option, Improved Xilinx logic mappingClifford Wolf2016-02-011-13/+37
* Improvements in dfflibmap (FFs with Q/QN outputs, DFFs from ADFFs)Clifford Wolf2016-02-011-8/+68
* More clang sanitizer stuffClifford Wolf2016-01-311-1/+1
* Added "abc -g"Clifford Wolf2015-11-101-11/+48
* Fix a segfault in dffinit when the value has too few bitsMarcus Comstedt2015-11-081-1/+1
* Bugfix in mapping $tribuf to $_TBUF_Clifford Wolf2015-11-051-1/+1
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-257-12/+12
* equiv_purge bugfix, using SigChunk in Yosys namespaceClifford Wolf2015-10-242-2/+2
* Fixed "flatten" for unconnected inout portsClifford Wolf2015-10-131-1/+1
* Added nlutmapClifford Wolf2015-09-182-0/+174
* Added lut2mux passClifford Wolf2015-09-182-0/+94
* Added buffer detection to "abc -lut"Clifford Wolf2015-09-181-0/+6
* Added support for "dfflibmap -liberty +/..."Clifford Wolf2015-09-181-0/+1
* Fixed iopadmap help messageClifford Wolf2015-08-311-3/+3
* Using dict<> and pool<> in alumacc passClifford Wolf2015-08-311-5/+5
* Properly clean up unused "init" attributesClifford Wolf2015-08-181-4/+18
* Added tribuf commandClifford Wolf2015-08-162-0/+187
* Added $tribuf and $_TBUF_ cell typesClifford Wolf2015-08-161-1/+17
* Another block of spelling fixesLarry Doolittle2015-08-141-1/+1
* Re-created command-reference-manual.tex, copied some doc fixes to online helpClifford Wolf2015-08-141-1/+1
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-144-14/+14
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2015-08-131-0/+2
|\
| * Adjust makefiles to work with out-of-tree buildsClifford Wolf2015-08-121-0/+2
* | Some ASCII encoding fixes (comments and docs) by Larry DoolittleClifford Wolf2015-08-131-1/+1
|/
* Fixed flatten $meminit handlingClifford Wolf2015-07-301-1/+1
* Fixed techmap processes error msgClifford Wolf2015-07-181-2/+3
* Fixed trailing whitespacesClifford Wolf2015-07-0217-57/+57
* AigMaker refactoringClifford Wolf2015-06-101-1/+1
* Renamed "aig" to "aigmap"Clifford Wolf2015-06-102-6/+6
* Fixed cellaigs port extendingClifford Wolf2015-06-101-2/+3
* Added "aig" passClifford Wolf2015-06-092-0/+149
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 22:19:09 +0000