| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Support ability for "script -select" to take commands from wires | Eddie Hung | 2019-06-28 | 1 | -8/+39 | |
| * | Merge pull request #1098 from YosysHQ/xaig | Eddie Hung | 2019-06-28 | 1 | -0/+12 | |
| |\ | ||||||
| | * | Undo iterator based Module::remove() for cells, as containers will not | Eddie Hung | 2019-06-27 | 2 | -11/+2 | |
| | * | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-21 | 1 | -0/+1 | |
| | |\ | ||||||
| | * \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-20 | 2 | -1/+32 | |
| | |\ \ | ||||||
| | * | | | Fix leak removing cells during ABC integration; also preserve attr | Eddie Hung | 2019-06-17 | 2 | -2/+11 | |
| | * | | | Further cleanup based on @daveshah1 | Eddie Hung | 2019-06-14 | 1 | -0/+6 | |
| | * | | | Move ConstEvalAig to aigerparse.cc | Eddie Hung | 2019-06-13 | 1 | -157/+0 | |
| | * | | | More slimming | Eddie Hung | 2019-06-13 | 1 | -35/+35 | |
| | * | | | Add ConstEvalAig specialised for AIGs | Eddie Hung | 2019-06-13 | 1 | -0/+157 | |
| | * | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-12 | 9 | -21/+187 | |
| | |\ \ \ | ||||||
| | * | | | | Remove kernel/cost.cc since master has refactored it | Eddie Hung | 2019-04-22 | 1 | -75/+0 | |
| | * | | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-22 | 9 | -5/+289 | |
| | |\ \ \ \ | ||||||
| | * \ \ \ \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-20 | 2 | -3/+6 | |
| | |\ \ \ \ \ | ||||||
| | * | | | | | | Ignore 'whitebox' attr in flatten with "-wb" option | Eddie Hung | 2019-04-18 | 1 | -2/+2 | |
| | * | | | | | | Merge remote-tracking branch 'origin/clifford/whitebox' into xaig | Eddie Hung | 2019-04-18 | 2 | -3/+7 | |
| | |\ \ \ \ \ \ | ||||||
| | * \ \ \ \ \ \ | Merge branch 'master' into xaig | Eddie Hung | 2019-04-08 | 7 | -27/+151 | |
| | |\ \ \ \ \ \ \ | ||||||
| | * \ \ \ \ \ \ \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-02-26 | 1 | -2/+16 | |
| | |\ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | Add IdString::ends_with() | Eddie Hung | 2019-02-26 | 1 | -0/+6 | |
| | * | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-02-21 | 1 | -0/+3 | |
| | |\ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | Refactor kernel/cost.h definition into cost.cc | Eddie Hung | 2019-02-08 | 2 | -49/+77 | |
| * | | | | | | | | | | | Merge remote-tracking branch 'upstream/master' | Bogdan Vukobratovic | 2019-06-27 | 1 | -0/+1 | |
| |\ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | ||||||
| | * | | | | | | | | | | Add a few more filename rewrites | Ben Widawsky | 2019-06-20 | 1 | -0/+1 | |
| | | |_|_|_|_|_|_|_|/ | |/| | | | | | | | | ||||||
| * | | | | | | | | | | Merge branch 'master' of https://github.com/bogdanvuk/yosys into clifford/ext... | Clifford Wolf | 2019-06-20 | 1 | -5/+4 | |
| |\ \ \ \ \ \ \ \ \ \ | |/ / / / / / / / / |/| | | | | | | | | | ||||||
| | * | | | | | | | | | Move netlist helper module to passes/opt for the time being | Bogdan Vukobratovic | 2019-06-14 | 1 | -317/+0 | |
| | * | | | | | | | | | Merge remote-tracking branch 'upstream/master' | Bogdan Vukobratovic | 2019-06-14 | 3 | -1/+14 | |
| | |\ \ \ \ \ \ \ \ \ | | | |_|_|_|_|_|_|/ | | |/| | | | | | | | ||||||
| | * | | | | | | | | | Prepare for situation when port of the signal cannot be found | Bogdan Vukobratovic | 2019-06-14 | 1 | -1/+7 | |
| | * | | | | | | | | | Implement disconnection of constant register bits | Bogdan Vukobratovic | 2019-06-13 | 1 | -32/+85 | |
| | * | | | | | | | | | Pass SigBit by value to Netlist algorithms | Bogdan Vukobratovic | 2019-06-13 | 1 | -65/+84 | |
| | * | | | | | | | | | Rename satgen_algo.h -> algo.h, code cleanup and refactoring | Bogdan Vukobratovic | 2019-06-12 | 3 | -206/+243 | |
| | * | | | | | | | | | Generate satgen instance instead of calling sat pass | Bogdan Vukobratovic | 2019-06-11 | 1 | -1/+44 | |
| | * | | | | | | | | | Refactor driver map generation | Bogdan Vukobratovic | 2019-06-10 | 1 | -0/+158 | |
| * | | | | | | | | | | Merge pull request #1100 from bwidawsk/home | Clifford Wolf | 2019-06-19 | 1 | -0/+4 | |
| |\ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | Support ~ for home directory | Ben Widawsky | 2019-06-18 | 1 | -0/+4 | |
| | | |/ / / / / / / / | |/| | | | | | | | | ||||||
| * / | | | | | | | | | In RTLIL::Module::check(), check process invariants. | whitequark | 2019-06-19 | 1 | -1/+28 | |
| |/ / / / / / / / / | ||||||
| * | | | | | | | | | Fixes and cleanups in AST_TECALL handling | Clifford Wolf | 2019-06-07 | 1 | -4/+4 | |
| * | | | | | | | | | Merge branch 'pr_elab_sys_tasks' of https://github.com/udif/yosys into cliffo... | Clifford Wolf | 2019-06-07 | 2 | -0/+12 | |
| |\ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | Initial implementation of elaboration system tasks | Udi Finkelstein | 2019-05-03 | 2 | -0/+12 | |
| * | | | | | | | | | | Refactor hierarchy wand/wor handling | Clifford Wolf | 2019-05-28 | 1 | -0/+1 | |
| | |/ / / / / / / / |/| | | | | | | | | ||||||
| * | | | | | | | | | Fix handling of warning and error messages within log_make_debug-blocks | Clifford Wolf | 2019-05-22 | 1 | -0/+9 | |
| * | | | | | | | | | Add rewrite_sigspecs2, Improve remove() wires | Clifford Wolf | 2019-05-15 | 2 | -7/+82 | |
| * | | | | | | | | | Merge pull request #991 from kristofferkoch/gcc9-warnings | Clifford Wolf | 2019-05-08 | 1 | -0/+3 | |
| |\ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | Fix all warnings that occurred when compiling with gcc9 | Kristoffer Ellersgaard Koch | 2019-05-08 | 1 | -0/+3 | |
| | |/ / / / / / / / | ||||||
| * | | | | | | | | | Merge pull request #998 from mdaiter/get_bool_attribute_opts | Clifford Wolf | 2019-05-08 | 1 | -4/+8 | |
| |\ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | Minor optimization to get_attribute_bool | Matthew Daiter | 2019-05-07 | 1 | -4/+8 | |
| * | | | | | | | | | | Optimize ceil_log2 function | Matthew Daiter | 2019-05-07 | 2 | -3/+5 | |
| |/ / / / / / / / / | ||||||
| * | | | | | | | | | Improve write_verilog specify support | Clifford Wolf | 2019-05-04 | 1 | -1/+1 | |
| * | | | | | | | | | Merge remote-tracking branch 'origin/master' into clifford/specify | Eddie Hung | 2019-05-03 | 4 | -3/+18 | |
| |\| | | | | | | | | ||||||
| | * | | | | | | | | Fix performance bug in RTLIL::SigSpec::operator==(), fixes #970 | Clifford Wolf | 2019-04-30 | 1 | -1/+1 | |
| | * | | | | | | | | fix codestyle formatting | Oleg Endo | 2019-04-29 | 3 | -14/+14 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |