aboutsummaryrefslogtreecommitdiffstats
path: root/kernel
diff options
context:
space:
mode:
authorBogdan Vukobratovic <bogdan.vukobratovic@gmail.com>2019-06-14 11:39:24 +0200
committerBogdan Vukobratovic <bogdan.vukobratovic@gmail.com>2019-06-14 11:39:24 +0200
commit53695e6729e8ae603be7e7cd9bc8b29758d61a11 (patch)
tree3fa7d76ed7e4aa7b4d560cf4020f391ef733639c /kernel
parent291b36afeb1075b7c6329d1e57594ed3e6b71581 (diff)
downloadyosys-53695e6729e8ae603be7e7cd9bc8b29758d61a11.tar.gz
yosys-53695e6729e8ae603be7e7cd9bc8b29758d61a11.tar.bz2
yosys-53695e6729e8ae603be7e7cd9bc8b29758d61a11.zip
Prepare for situation when port of the signal cannot be found
Diffstat (limited to 'kernel')
-rw-r--r--kernel/algo.h8
1 files changed, 7 insertions, 1 deletions
diff --git a/kernel/algo.h b/kernel/algo.h
index 9626c780e..f029ad6ab 100644
--- a/kernel/algo.h
+++ b/kernel/algo.h
@@ -58,10 +58,14 @@ struct Netlist {
return sigbit_driver_map.at(sig);
}
- RTLIL::SigBit& driver_port(RTLIL::SigBit sig)
+ RTLIL::SigSpec driver_port(RTLIL::SigBit sig)
{
RTLIL::Cell *cell = driver_cell(sig);
+ if (!cell) {
+ return RTLIL::SigSpec();
+ }
+
for (auto &port : cell->connections_) {
if (ct.cell_output(cell->type, port.first)) {
RTLIL::SigSpec port_sig = sigmap(port.second);
@@ -72,6 +76,8 @@ struct Netlist {
}
}
}
+
+ return RTLIL::SigSpec();
}
void setup_netlist(RTLIL::Module *module, const CellTypes &ct)