aboutsummaryrefslogtreecommitdiffstats
path: root/kernel/rtlil.cc
Commit message (Expand)AuthorAgeFilesLines
* Added addBufGate module methodClifford Wolf2016-02-021-0/+1
* rtlil: Improve performance of SigSpec::extract(SigSpec, SigSpec*)Rick Altherr2016-01-311-2/+31
* rtlil: speed up SigSpec::sort_and_unify()Rick Altherr2016-01-311-1/+11
* rtlil: improve performance of SigSpec::replace(SigSpec, SigSpec, SigSpec*)Rick Altherr2016-01-311-6/+14
* rtlil: improve performance of SigSpec::remove2(SigSpec, SigSpec*)Rick Altherr2016-01-311-2/+29
* rtlil: rewrite remove2() to avoid copyingRick Altherr2016-01-301-45/+18
* rtlil: duplicate remove2() for std::set<>Rick Altherr2016-01-291-0/+39
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-251-14/+14
* renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()Clifford Wolf2015-10-241-12/+11
* Fixed driver conflict handling (various cmds)Clifford Wolf2015-10-241-3/+12
* Fixed handling of driver-driver conflicts in wreduceClifford Wolf2015-10-241-0/+4
* Added read-enable to memory modelClifford Wolf2015-09-251-0/+2
* Cosmetic fix in Module::addLut()Clifford Wolf2015-09-181-4/+4
* Added $tribuf and $_TBUF_ cell typesClifford Wolf2015-08-161-0/+20
* Fixed handling of [a-fxz?] in decimal constantsClifford Wolf2015-08-111-0/+4
* Added WORDS parameter to $meminitClifford Wolf2015-07-311-1/+1
* Fixed trailing whitespacesClifford Wolf2015-07-021-5/+5
* Added design->rename(module, new_name)Clifford Wolf2015-06-301-0/+7
* Added "rename -top new_name"Clifford Wolf2015-06-171-0/+15
* Fixed cstr_buf for std::string with small string optimizationClifford Wolf2015-06-111-1/+1
* Fixed "avail_parameters" handling in module clone/copyClifford Wolf2015-06-081-0/+2
* Added $eq/$neq -> $logic_not/$reduce_bool optimizationClifford Wolf2015-04-291-0/+15
* Improved attributes API and handling of "src" attributesClifford Wolf2015-04-241-0/+40
* Avoid parameter values with size 0 ($mem cells)Clifford Wolf2015-04-051-5/+5
* Added $_MUX4_, $_MUX8_, and $_MUX16_ cell typesClifford Wolf2015-04-051-0/+4
* Added $assume cell typeClifford Wolf2015-02-261-0/+7
* Added $meminit support to "memory" commandClifford Wolf2015-02-141-0/+1
* Added $meminit cell typeClifford Wolf2015-02-141-0/+9
* Added SigSpec::has_const()Clifford Wolf2015-02-081-0/+12
* Added cell->known(), cell->input(portname), cell->output(portname)Clifford Wolf2015-02-071-0/+34
* Skip blackbox modules in design->selected_modules()Clifford Wolf2015-02-031-3/+5
* Added "equiv_make -blacklist <file> -encfile <file>"Clifford Wolf2015-01-311-0/+15
* Added dict/pool.sort()Clifford Wolf2015-01-241-0/+30
* Progress in equiv_simpleClifford Wolf2015-01-211-2/+5
* Added equiv_make commandClifford Wolf2015-01-191-0/+9
* Added $equiv cell typeClifford Wolf2015-01-191-0/+8
* Optimizing no-op cell->setPort()Clifford Wolf2015-01-171-1/+3
* Removed SigSpec::extend_xx() apiClifford Wolf2015-01-011-18/+0
* added hashlib::mkhash_initClifford Wolf2014-12-301-1/+1
* Added "yosys -X"Clifford Wolf2014-12-291-0/+37
* Added mkhash_xorshift()Clifford Wolf2014-12-291-10/+15
* Added memhasher (yosys -M)Clifford Wolf2014-12-281-0/+3
* Fixed performance bug in object hashingClifford Wolf2014-12-281-5/+5
* Renamed hashmap.h to hashlib.h, some related improvementsClifford Wolf2014-12-281-2/+16
* More dict/pool related changesClifford Wolf2014-12-271-9/+7
* More hashtable finetuningClifford Wolf2014-12-271-2/+2
* Replaced std::unordered_set (nodict) with Yosys::poolClifford Wolf2014-12-261-15/+15
* Replaced std::unordered_map as implementation for Yosys::dictClifford Wolf2014-12-261-11/+11
* Added new_dict (hashmap.h) and re-enabled code coverage countersClifford Wolf2014-12-261-1/+1
* Added Yosys::{dict,nodict,vector} container typesClifford Wolf2014-12-261-23/+77