index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
verilog
Commit message (
Expand
)
Author
Age
Files
Lines
*
Merge pull request #2025 from YosysHQ/eddie/frontend_cleanup
Eddie Hung
2020-05-05
3
-15
/
+15
|
\
|
*
frontend: cleanup to use more ID::*, more dict<> instead of map<>
Eddie Hung
2020-05-04
3
-15
/
+15
*
|
Merge pull request #2024 from YosysHQ/eddie/primitive_src
Eddie Hung
2020-05-05
1
-1
/
+3
|
\
\
|
*
|
verilog: set src attribute for primitives
Eddie Hung
2020-05-04
1
-1
/
+3
|
|
/
*
/
verilog: fix specify src attribute
Eddie Hung
2020-05-04
1
-18
/
+20
|
/
*
Set Verilog source location for explicit blocks (`begin` ... `end`).
Alberto Gonzalez
2020-04-17
1
-0
/
+1
*
Add Verilog source location information to `AST_POSEDGE` and `AST_NEGEDGE` no...
Alberto Gonzalez
2020-04-17
1
-0
/
+2
*
Add location information to `AST_CONSTANT` nodes.
Alberto Gonzalez
2020-04-16
1
-0
/
+3
*
Merge pull request #1879 from jjj11x/jjj11x/package_decl
whitequark
2020-04-14
1
-1
/
+2
|
\
|
*
support using previously declared types/localparams/params in package
Jeff Wang
2020-04-07
1
-1
/
+2
*
|
verilog: Fix write to deleted object
David Shah
2020-04-12
1
-1
/
+0
|
/
*
Merge pull request #1767 from YosysHQ/eddie/idstrings
Eddie Hung
2020-04-02
1
-27
/
+27
|
\
|
*
kernel: big fat patch to use more ID::*, otherwise ID(*)
Eddie Hung
2020-04-02
1
-5
/
+5
|
*
kernel: use more ID::*
Eddie Hung
2020-04-02
1
-22
/
+22
*
|
Merge pull request #1846 from dh73/ast_fe
Claire Wolf
2020-04-02
1
-0
/
+3
|
\
\
|
|
/
|
/
|
|
*
Replacing log_error for log_file_error due consistency
Diego H
2020-03-31
1
-2
/
+1
|
*
Adding error message for when size (width) of number literal is zero
Diego H
2020-03-30
1
-0
/
+4
*
|
verilog: Add location info for generate constructs
David Shah
2020-04-01
1
-0
/
+6
|
/
*
Merge pull request #1811 from PeterCrozier/typedef_scope
N. Engelhardt
2020-03-30
4
-41
/
+81
|
\
|
*
Inline productions to follow house style.
Peter Crozier
2020-03-27
1
-33
/
+29
|
*
Error duplicate declarations of a typedef name in the same scope.
Peter Crozier
2020-03-24
2
-3
/
+11
|
*
Support module/package/interface/block scope for typedef names.
Peter Crozier
2020-03-23
4
-20
/
+56
*
|
Add support for SystemVerilog-style `define to Verilog frontend
Rupert Swarbrick
2020-03-27
4
-149
/
+578
|
/
*
Build pkg_user_types before parsing in case of changes in the design.
Peter Crozier
2020-03-22
1
-6
/
+3
*
Clear pkg_user_types if no packages following a 'design -reset-vlog'.
Peter
2020-03-22
2
-0
/
+5
*
Parser changes to support typedef.
Peter
2020-03-22
4
-10
/
+88
*
Merge pull request #1787 from YosysHQ/mmicko/lexer_deps
Miodrag Milanović
2020-03-19
1
-1
/
+1
|
\
|
*
Add one mode dependency
Miodrag Milanovic
2020-03-19
1
-1
/
+1
*
|
Merge pull request #1775 from huaixv/asserts_locations
N. Engelhardt
2020-03-19
1
-7
/
+30
|
\
\
|
|
/
|
/
|
|
*
Add precise locations for asserts
huaixv
2020-03-19
1
-7
/
+30
*
|
Add AST node source location information in a couple more parser rules.
Alberto Gonzalez
2020-03-17
1
-0
/
+2
|
/
*
Merge pull request #1759 from zeldin/constant_with_comment_redux
Miodrag Milanović
2020-03-14
2
-19
/
+43
|
\
|
*
refixed parsing of constant with comment between size and value
Marcus Comstedt
2020-03-11
2
-19
/
+43
*
|
verilog: also set location for simple_behavioral_stmt
Eddie Hung
2020-03-10
1
-0
/
+4
*
|
Set AST source locations in more parser rules.
Alberto Gonzalez
2020-03-10
1
-2
/
+49
|
/
*
Fix partsel expr bit width handling and add test case
Claire Wolf
2020-03-08
1
-4
/
+6
*
Fix bison warning for "pure-parser" option
Claire Wolf
2020-03-03
1
-1
/
+1
*
Closes #1717. Add more precise Verilog source location information to AST and...
Alberto Gonzalez
2020-02-23
4
-32
/
+131
*
Merge pull request #1703 from YosysHQ/eddie/specify_improve
Eddie Hung
2020-02-21
2
-29
/
+81
|
\
|
*
verilog: add support for more delays than just rise/fall
Eddie Hung
2020-02-19
1
-1
/
+40
|
*
verilog: ignore ranges too without -specify
Eddie Hung
2020-02-13
1
-1
/
+2
|
*
verilog: improve specify support when not in -specify mode
Eddie Hung
2020-02-13
1
-13
/
+7
|
*
verilog: ignore '&&&' when not in -specify mode
Eddie Hung
2020-02-13
2
-5
/
+6
|
*
specify: system timing checks to accept min:typ:max triple
Eddie Hung
2020-02-13
1
-12
/
+29
*
|
Merge pull request #1642 from jjj11x/jjj11x/sv-enum
Claire Wolf
2020-02-20
1
-2
/
+104
|
\
\
|
|
/
|
/
|
|
*
add attributes for enumerated values in ilang
Jeff Wang
2020-02-17
1
-1
/
+8
|
*
lexer doesn't seem to return TOK_REG for logic anymore
Jeff Wang
2020-01-16
1
-3
/
+4
|
*
allow enum typedefs
Jeff Wang
2020-01-16
1
-1
/
+6
|
*
partial rebase of PeterCrozier's enum work onto current master
Jeff Wang
2020-01-16
1
-1
/
+90
*
|
Merge pull request #1679 from thasti/delay-parsing
N. Engelhardt
2020-02-13
1
-2
/
+2
|
\
\
[next]