iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Merge pull request #1203 from whitequark/write_verilog-zero-width-values	Clifford Wolf	2019-07-18	1	-1/+2
\|\
\| *	write_verilog: dump zero width constants correctly.	whitequark	2019-07-16	1	-1/+2
* \|	Remove old $pmux_safe code from write_verilog	Clifford Wolf	2019-07-17	1	-5/+4
\|/
*	smt: handle failure of setrlimit syscall	N. Engelhardt	2019-07-15	1	-1/+5
*	Merge pull request #1172 from whitequark/write_verilog-Sa-as-qmark	Clifford Wolf	2019-07-11	1	-2/+8
\|\
\| *	write_verilog: write RTLIL::Sa aka - as Verilog ?.	whitequark	2019-07-09	1	-2/+8
* \|	Merge pull request #1175 from whitequark/write_verilog-fix-case-attr-position	Clifford Wolf	2019-07-09	1	-3/+2
\|\ \
\| * \|	write_verilog: fix placement of case attributes. NFC.	whitequark	2019-07-09	1	-3/+2
\| \|/
* \|	Merge pull request #1170 from YosysHQ/eddie/fix_double_underscore	Eddie Hung	2019-07-09	1	-4/+6
\|\ \ \| \|/ \|/\|
\| *	Rename __builtin_bswap32 -> bswap32	Eddie Hung	2019-07-09	1	-4/+6
* \|	verilog_backend: dump attributes on SwitchRule.	whitequark	2019-07-08	1	-0/+1
* \|	verilog_backend: dump attributes on CaseRule, as comments.	whitequark	2019-07-08	1	-6/+10
* \|	Allow attributes on individual switch cases in RTLIL.	whitequark	2019-07-08	1	-0/+5
\|/
*	write_xaiger to treat unknown cell connections as keep-s	Eddie Hung	2019-07-02	1	-6/+14
*	Add generic __builtin_bswap32 function	Eddie Hung	2019-06-28	1	-0/+15
*	Also fix write_aiger for UB	Eddie Hung	2019-06-28	1	-26/+26
*	Fix more potential for undefined behaviour due to container invalidation	Eddie Hung	2019-06-28	1	-6/+10
*	Refactor for one "abc_carry" attribute on module	Eddie Hung	2019-06-27	1	-42/+40
*	Merge origin/master	Eddie Hung	2019-06-27	2	-4/+31
*	Improve debugging message for comb loops	Eddie Hung	2019-06-26	1	-4/+6
*	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-24	1	-0/+4
\|\
\| *	Fix json formatting	Miodrag Milanovic	2019-06-21	1	-1/+1
\| *	Add upto and offset to JSON ports	Miodrag Milanovic	2019-06-21	1	-0/+4
* \|	Carry in/out box ordering now move to end, not swap with end	Eddie Hung	2019-06-22	1	-26/+34
* \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-21	1	-0/+4
\|\\|
\| *	Added JSON upto and offset	Clifford Wolf	2019-06-21	1	-0/+4
\| *	Fix gcc invalidation behaviour for write_aiger	Eddie Hung	2019-06-20	1	-1/+2
* \|	Replace assert with error message	Eddie Hung	2019-06-21	1	-1/+2
* \|	Add log_push()/log_pop() inside write_xaiger	Eddie Hung	2019-06-21	1	-0/+4
* \|	One more workaround for gcc-4.8	Eddie Hung	2019-06-21	1	-3/+4
* \|	No point logging constant bit	Eddie Hung	2019-06-21	1	-1/+1
* \|	Move comment	Eddie Hung	2019-06-21	1	-2/+3
* \|	Fix spacing	Eddie Hung	2019-06-20	1	-1/+1
* \|	Refactor bit2aig for less lookups	Eddie Hung	2019-06-20	1	-24/+27
* \|	Fix gcc invalidation behaviour for write_aiger	Eddie Hung	2019-06-20	1	-1/+2
* \|	Fix gcc error, due to dict invalidation during recursion	Eddie Hung	2019-06-20	1	-2/+3
* \|	write_xaiger to flatten 1'bx/1'bz to 1'b0 again	Eddie Hung	2019-06-20	1	-2/+4
* \|	Fix different abc9 test	Eddie Hung	2019-06-20	1	-2/+3
* \|	Fix broken abc9.v test due to inout being 1'bx	Eddie Hung	2019-06-20	1	-2/+11
* \|	Merge remote-tracking branch 'origin/master' into xaig	Eddie Hung	2019-06-20	5	-0/+6
\|\\|
\| *	Support filename rewrite in backends	Ben Widawsky	2019-06-18	4	-0/+4
\| *	Add timescale and generated-by header to yosys-smtbmc MkVcd	Clifford Wolf	2019-06-16	1	-0/+2
* \|	Handle COs driven by 1'bx	Eddie Hung	2019-06-20	1	-3/+9
* \|	write_xaiger to skip POs driven by 1'bx	Eddie Hung	2019-06-20	1	-3/+7
* \|	Cleanup	Eddie Hung	2019-06-16	1	-228/+25
* \|	Leave breadcrumb behind	Eddie Hung	2019-06-14	1	-0/+2
* \|	Remove redundant condition	Eddie Hung	2019-06-14	1	-1/+1
* \|	Revert "Cleanup/optimise toposort in write_xaiger"	Eddie Hung	2019-06-14	1	-44/+40
* \|	Update comment	Eddie Hung	2019-06-14	1	-1/+2
* \|	Check that whiteboxes are synthesisable	Eddie Hung	2019-06-14	1	-4/+8