aboutsummaryrefslogtreecommitdiffstats
path: root/backends
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-20 22:09:13 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-20 22:10:43 -0700
commite21f01d9380607ba0fb10466273d2dfc3d806282 (patch)
treeceb621ab85ce9848559d7ce26b13b2b4d325d935 /backends
parent4422b7311b8d672df386f993b413d32baad8550b (diff)
downloadyosys-e21f01d9380607ba0fb10466273d2dfc3d806282.tar.gz
yosys-e21f01d9380607ba0fb10466273d2dfc3d806282.tar.bz2
yosys-e21f01d9380607ba0fb10466273d2dfc3d806282.zip
Refactor bit2aig for less lookups
Diffstat (limited to 'backends')
-rw-r--r--backends/aiger/xaiger.cc51
1 files changed, 27 insertions, 24 deletions
diff --git a/backends/aiger/xaiger.cc b/backends/aiger/xaiger.cc
index 32c3f9045..48e902666 100644
--- a/backends/aiger/xaiger.cc
+++ b/backends/aiger/xaiger.cc
@@ -86,33 +86,36 @@ struct XAigerWriter
int bit2aig(SigBit bit)
{
- if (aig_map.count(bit) == 0)
- {
- aig_map[bit] = -1;
-
- if (not_map.count(bit)) {
- int a = bit2aig(not_map.at(bit)) ^ 1;
- aig_map[bit] = a;
- } else
- if (and_map.count(bit)) {
- auto args = and_map.at(bit);
- int a0 = bit2aig(args.first);
- int a1 = bit2aig(args.second);
- aig_map[bit] = mkgate(a0, a1);
- } else
- if (alias_map.count(bit)) {
- int a = bit2aig(alias_map.at(bit));
- aig_map[bit] = a;
- }
+ // NB: Cannot use iterator returned from aig_map.insert()
+ // since this function is called recursively
+ auto it = aig_map.find(bit);
+ if (it != aig_map.end()) {
+ log_assert(it->second >= 0);
+ return it->second;
+ }
- if (bit == State::Sx || bit == State::Sz) {
- log_debug("Bit '%s' contains 'x' or 'z' bits. Treating as 1'b0.\n", log_signal(bit));
- aig_map[bit] = aig_map.at(State::S0);
- }
+ int a = -1;
+ if (not_map.count(bit)) {
+ a = bit2aig(not_map.at(bit)) ^ 1;
+ } else
+ if (and_map.count(bit)) {
+ auto args = and_map.at(bit);
+ int a0 = bit2aig(args.first);
+ int a1 = bit2aig(args.second);
+ a = mkgate(a0, a1);
+ } else
+ if (alias_map.count(bit)) {
+ a = bit2aig(alias_map.at(bit));
+ }
+
+ if (bit == State::Sx || bit == State::Sz) {
+ log_debug("Bit '%s' contains 'x' or 'z' bits. Treating as 1'b0.\n", log_signal(bit));
+ a = aig_map.at(State::S0);
}
- log_assert(aig_map.at(bit) >= 0);
- return aig_map.at(bit);
+ log_assert(a >= 0);
+ aig_map[bit] = a;
+ return a;
}
XAigerWriter(Module *module, bool holes_mode=false) : module(module), sigmap(module)