index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
backends
/
cxxrtl
Commit message (
Expand
)
Author
Age
Files
Lines
*
cxxrtl: Round up constant width
David Shah
2020-04-25
1
-1
/
+1
*
cxxrtl: use `cxxrtl_` prefix rather than `cxxrtl.`
whitequark
2020-04-24
1
-45
/
+45
*
cxxrtl: improve printing of narrow memories.
whitequark
2020-04-24
1
-3
/
+4
*
cxxrtl: fix handling of parametric modules with large parameters.
whitequark
2020-04-24
1
-1
/
+1
*
cxxrtl: keep the memory write queue sorted on insertion.
Asu
2020-04-22
1
-3
/
+5
*
cxxrtl: run edge detectors only once in eval().
whitequark
2020-04-22
1
-6
/
+22
*
cxxrtl: add an unsupported knob for manipulating clock trees.
whitequark
2020-04-22
1
-0
/
+18
*
cxxrtl: use log_id() where appropriate. NFC.
whitequark
2020-04-21
1
-4
/
+4
*
cxxrtl: add (*cxxrtl.{comb,sync}*) annotations on black box outputs.
whitequark
2020-04-21
1
-65
/
+186
*
cxxrtl: s/sync_{wire,type}/edge_{wire,type}/. NFC.
whitequark
2020-04-21
1
-23
/
+23
*
cxxrtl: use one delta cycle for immediately converging netlists.
whitequark
2020-04-21
2
-11
/
+21
*
cxxrtl: add -O6, a shortcut for running `proc; flatten`.
whitequark
2020-04-21
1
-4
/
+14
*
cxxrtl: unbuffer module input wires.
whitequark
2020-04-21
1
-31
/
+61
*
cxxrtl: simplify generated edge detection logic.
whitequark
2020-04-21
1
-56
/
+29
*
cxxrtl: localize wires with multiple comb drivers, too.
whitequark
2020-04-21
1
-32
/
+31
*
cxxrtl: detect buffered comb wires, not just feedback wires.
whitequark
2020-04-21
1
-5
/
+40
*
cxxrtl: provide attributes to black box factories, too.
whitequark
2020-04-19
2
-49
/
+57
*
cxxrtl: add templated black box support.
whitequark
2020-04-18
1
-16
/
+193
*
cxxrtl: make eval() and commit() inline in blackboxes.
whitequark
2020-04-18
1
-82
/
+103
*
cxxrtl: add simple black box support.
whitequark
2020-04-18
2
-70
/
+311
*
cxxrtl: use ID::X instead of ID(X). NFC.
whitequark
2020-04-18
1
-107
/
+107
*
cxxrtl: correctly handle `sync always` rules.
whitequark
2020-04-17
1
-3
/
+13
*
cxxrtl: make ROMs writable, document memory::operator[].
whitequark
2020-04-16
2
-4
/
+6
*
cxxrtl: fix misleading example, caution about race conditions.
whitequark
2020-04-16
1
-4
/
+13
*
cxxrtl: remove inaccurate comment. NFC.
whitequark
2020-04-16
1
-2
/
+0
*
cxxrtl: Fix handling of unclocked memory read ports
David Shah
2020-04-14
1
-2
/
+3
*
Merge pull request #1922 from whitequark/write_cxxrtl-disconnected-outputs
whitequark
2020-04-14
1
-0
/
+2
|
\
|
*
write_cxxrtl: ignore disconnected module ports.
whitequark
2020-04-14
1
-0
/
+2
*
|
write_cxxrtl: enable separate compilation.
whitequark
2020-04-14
1
-9
/
+81
|
/
*
write_cxxrtl: add basic documentation.
whitequark
2020-04-09
1
-1
/
+16
*
write_cxxrtl: add support for $dlatch and $dlatchsr cells.
whitequark
2020-04-09
1
-3
/
+16
*
write_cxxrtl: add support for $sr cell.
whitequark
2020-04-09
1
-27
/
+35
*
write_cxxrtl: add support for $slice and $concat cells.
whitequark
2020-04-09
1
-1
/
+16
*
write_cxxrtl: improve writable memory handling.
whitequark
2020-04-09
2
-65
/
+87
*
write_cxxrtl: add support for hierarchical designs.
whitequark
2020-04-09
1
-18
/
+107
*
write_cxxrtl: avoid undefined behavior on out-of-bounds memory access.
whitequark
2020-04-09
2
-46
/
+78
*
write_cxxrtl: statically schedule comb logic and localize wires.
whitequark
2020-04-09
2
-68
/
+368
*
write_cxxrtl: elide wires for results of comb cells used once.
whitequark
2020-04-09
1
-35
/
+359
*
write_cxxrtl: new backend.
whitequark
2020-04-09
3
-0
/
+2010