aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* New behavior for front-end handling of whiteboxesClifford Wolf2019-04-206-34/+103
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge pull request #943 from YosysHQ/clifford/whiteboxClifford Wolf2019-04-2027-55/+157
|\ | | | | [WIP] Add "whitebox" attribute, add "read_verilog -wb"
| * Add "techmap -wb", use in formal flowsClifford Wolf2019-04-203-6/+13
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Check blackbox attribute in techmap/simplemapClifford Wolf2019-04-202-2/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Add "wbflip" commandClifford Wolf2019-04-203-3/+45
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Revert "write_json to not write contents (cells/wires) of whiteboxes"Eddie Hung2019-04-181-59/+56
| | | | | | | | This reverts commit 4ef03e19a8eafc324d3442f0642abf858071fdd4.
| * write_json to not write contents (cells/wires) of whiteboxesEddie Hung2019-04-181-56/+59
| |
| * Ignore 'whitebox' attr in flatten with "-wb" optionEddie Hung2019-04-182-7/+21
| |
| * Add "whitebox" attribute, add "read_verilog -wb"Clifford Wolf2019-04-1823-42/+81
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge pull request #942 from YosysHQ/clifford/fix931Clifford Wolf2019-04-202-5/+63
|\ \ | | | | | | Improve proc full_case detection and handling
| * | Improve proc full_case detection and handling, fixes #931Clifford Wolf2019-04-182-5/+63
| |/ | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Improve "show" handling of 0/1/X/Z paddingClifford Wolf2019-04-201-2/+21
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Change "ne" to "neq" in btor2 outputClifford Wolf2019-04-191-1/+1
| | | | | | | | | | | | | | we need to do this because they changed the parser: https://github.com/Boolector/btor2tools/commit/e97fc9cedabadeec4f621de22096e514f862c690 Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add tests/aiger/.gitignoreClifford Wolf2019-04-191-0/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Spelling fixesEddie Hung2019-04-191-2/+2
| |
* | Update to ABC 3709744Clifford Wolf2019-04-181-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge pull request #917 from YosysHQ/eddie/fix_retimeEddie Hung2019-04-184-38/+46
|\ \ | |/ |/| Retime by default when abc -dff
| * Fix abc's remap_name to not ignore [^0-9] when extracting sidEddie Hung2019-04-181-12/+16
| |
| * ABC to call retime all the timeEddie Hung2019-04-181-15/+11
| |
| * Revert "synth_* with -retime option now calls abc with -D 1 as well"Eddie Hung2019-04-1811-15/+15
| | | | | | | | This reverts commit 9a6da9a79a22e984ee3eec02caa230b66f10e11a.
| * Merge branch 'master' into eddie/fix_retimeEddie Hung2019-04-187-75/+72
| |\ | |/ |/|
* | Update to ABC d1b6413Clifford Wolf2019-04-171-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge pull request #939 from YosysHQ/revert895Eddie Hung2019-04-161-28/+0
|\ \ | | | | | | Revert #895 (mux-to-shiftx optimisation)
| * | Revert #895Eddie Hung2019-04-161-28/+0
|/ /
* | Merge pull request #937 from YosysHQ/revert-932-eddie/fixdlatchEddie Hung2019-04-152-4/+3
|\ \ | | | | | | Revert "Recognise default entry in case even if all cases covered (fix for #931)"
| * | Revert "Recognise default entry in case even if all cases covered (fix for ↵Eddie Hung2019-04-152-4/+3
|/ / | | | | | | #931)"
* | Merge pull request #936 from YosysHQ/README-fix-quotesEddie Hung2019-04-151-2/+2
|\ \ | | | | | | README: fix some incorrect quoting
| * | README: fix some incorrect quoting.whitequark2019-04-151-2/+2
|/ /
* | Merge pull request #928 from litghost/add_xc7_sim_modelsEddie Hung2019-04-123-41/+60
|\ \ | | | | | | Add additional cells sim models for core 7-series primitives.
| * | Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.Keith Rothman2019-04-123-52/+14
| | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
| * | Fix LUT6_2 definition.Keith Rothman2019-04-091-3/+3
| | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
| * | Add additional cells sim models for core 7-series primatives.Keith Rothman2019-04-091-0/+57
| | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
* | | Merge pull request #933 from dh73/masterClifford Wolf2019-04-121-3/+9
|\ \ \ | | | | | | | | Fixing issues in CycloneV cell sim
| * | | Fixing issues in CycloneV cell simDiego2019-04-111-3/+9
| |/ /
* | | Merge pull request #932 from YosysHQ/eddie/fixdlatchClifford Wolf2019-04-122-3/+4
|\ \ \ | |/ / |/| | Recognise default entry in case even if all cases covered (fix for #931)
| * | Add default entry to testcaseEddie Hung2019-04-111-2/+3
| | |
| * | Recognise default entry in case even if all cases covered (#931)Eddie Hung2019-04-111-1/+1
|/ /
| * synth_* with -retime option now calls abc with -D 1 as wellEddie Hung2019-04-1011-15/+15
| |
| * Revert "abc -dff now implies "-D 0" otherwise retiming doesn't happen"Eddie Hung2019-04-101-2/+0
| | | | | | | | This reverts commit 19271bd996a79cb4be1db658fcf18227ee0a1dff.
| * Revert ""&nf -D 0" fails => use "-D 1" instead"Eddie Hung2019-04-101-1/+1
| | | | | | | | This reverts commit 3c253818cab2013dc4db55732d3e21cfa0dc3f19.
| * Merge remote-tracking branch 'origin/master' into eddie/fix_retimeEddie Hung2019-04-102-4/+5
| |\ | |/ |/|
* | Fix a few typosEddie Hung2019-04-081-3/+3
| |
* | Merge pull request #919 from YosysHQ/multiport_transpClifford Wolf2019-04-081-1/+2
|\ \ | | | | | | memory_bram: Fix multiport make_transp
| * | memory_bram: Fix multiport make_transpDavid Shah2019-04-071-1/+2
|/ / | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * Add retime testEddie Hung2019-04-051-0/+6
| |
| * Fix S0 -> S1Eddie Hung2019-04-051-1/+1
| |
| * Move techamp t:$_DFF_?N? to before abc callEddie Hung2019-04-051-2/+2
| |
| * RetryEddie Hung2019-04-051-1/+1
| |
| * "&nf -D 0" fails => use "-D 1" insteadEddie Hung2019-04-051-1/+1
| |
| * Resolve @daveshah1 comment, update synth_xilinx helpEddie Hung2019-04-052-7/+9
| |
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 06:35:58 +0000