Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | | | machxo2: Fix more oversights in machxo2 models. logic.ys test passes. | William D. Jones | 2021-02-23 | 2 | -2/+6 | |
* | | | machxo2: Add test/arch/machxo2 directory (test does not pass). | William D. Jones | 2021-02-23 | 4 | -0/+15 | |
* | | | machxo2: Fix typos. test/arch/run-test.sh passes. | William D. Jones | 2021-02-23 | 2 | -2/+2 | |
* | | | machxo2: Create basic techlibs and synth_machxo2 pass. | William D. Jones | 2021-02-23 | 4 | -0/+320 | |
* | | | frontend: json: parse negative values | Karol Gugala | 2021-02-23 | 1 | -2/+10 | |
* | | | assertpmux: Fix crash on unused $pmux output. | Marcelina KoĆcielnicka | 2021-02-22 | 2 | -1/+19 | |
* | | | Merge pull request #2586 from zachjs/tern-recurse | whitequark | 2021-02-21 | 5 | -19/+195 | |
|\ \ \ | ||||||
| * | | | verilog: support recursive functions using ternary expressions | Zachary Snow | 2021-02-12 | 5 | -19/+195 | |
* | | | | Merge pull request #2591 from zachjs/verilog-preproc-unapplied | whitequark | 2021-02-21 | 3 | -1/+32 | |
|\ \ \ \ | |_|/ / |/| | | | ||||||
| * | | | verilog: error on macro invocations with missing argument lists | Zachary Snow | 2021-02-19 | 3 | -1/+32 | |
|/ / / | ||||||
* | | | Bump version | Yosys Bot | 2021-02-18 | 1 | -1/+1 | |
* | | | Merge pull request #2590 from RobertBaruch/fix_fast_sop_mode | Claire Xen | 2021-02-17 | 1 | -1/+1 | |
|\ \ \ | ||||||
| * | | | Fixes command line for abc pass in -fast -sop mode | Robert Baruch | 2021-02-16 | 1 | -1/+1 | |
|/ / / | ||||||
* | | | Bump version | Yosys Bot | 2021-02-16 | 1 | -1/+1 | |
* | | | Merge pull request #2574 from dh73/master | Claire Xen | 2021-02-15 | 1 | -0/+5 | |
|\ \ \ | ||||||
| * | | | Accept disable case for SVA liveness properties. | Diego H | 2021-02-04 | 1 | -0/+5 | |
* | | | | Bump version | Yosys Bot | 2021-02-13 | 1 | -1/+1 | |
| |/ / |/| | | ||||||
* | | | Merge pull request #2585 from YosysHQ/dave/nexus-dotproduct | gatecat | 2021-02-12 | 1 | -0/+115 | |
|\ \ \ | ||||||
| * | | | nexus: Add MULTADDSUB9X9WIDE sim model | David Shah | 2020-12-08 | 1 | -0/+115 | |
* | | | | Ganulate Verific support | Miodrag Milanovic | 2021-02-12 | 1 | -8/+16 | |
* | | | | Bump version | Yosys Bot | 2021-02-12 | 1 | -1/+1 | |
* | | | | Merge pull request #2573 from zachjs/repeat-call | whitequark | 2021-02-11 | 4 | -72/+176 | |
|\ \ \ \ | ||||||
| * | | | | verilog: refactored constant function evaluation | Zachary Snow | 2021-02-04 | 4 | -72/+176 | |
| | |/ / | |/| | | ||||||
* | | | | Merge pull request #2578 from zachjs/genblk-port | Zachary Snow | 2021-02-11 | 3 | -4/+29 | |
|\ \ \ \ | ||||||
| * | | | | verlog: allow shadowing module ports within generate blocks | Zachary Snow | 2021-02-07 | 3 | -4/+29 | |
* | | | | | Merge pull request #2584 from antmicro/atom_type_signedness | Zachary Snow | 2021-02-11 | 2 | -4/+23 | |
|\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| * | | | | Add missing is_signed to type_atom | Kamil Rakoczy | 2021-02-11 | 2 | -4/+23 | |
|/ / / / | ||||||
* | | | | Bump version | Yosys Bot | 2021-02-07 | 1 | -1/+1 | |
* | | | | Merge pull request #2576 from zachjs/port-bind-sign-uniop | whitequark | 2021-02-06 | 3 | -8/+33 | |
|\ \ \ \ | ||||||
| * | | | | genrtlil: fix signed port connection codegen failures | Zachary Snow | 2021-02-05 | 3 | -8/+33 | |
* | | | | | Bump version | Yosys Bot | 2021-02-06 | 1 | -1/+1 | |
|/ / / / | ||||||
* | | | | Merge pull request #2572 from antmicro/check-labels | whitequark | 2021-02-05 | 2 | -0/+28 | |
|\ \ \ \ | ||||||
| * | | | | Add check of begin/end labels for genblock | Kamil Rakoczy | 2021-02-04 | 2 | -0/+28 | |
| |/ / / | ||||||
* / / / | Bump version | Yosys Bot | 2021-02-05 | 1 | -1/+1 | |
|/ / / | ||||||
* | | | Merge pull request #2529 from zachjs/unnamed-genblk | whitequark | 2021-02-04 | 33 | -258/+779 | |
|\ \ \ | ||||||
| * | | | verilog: significant block scoping improvements | Zachary Snow | 2021-01-31 | 33 | -258/+779 | |
* | | | | Bump version | Yosys Bot | 2021-02-04 | 1 | -1/+1 | |
* | | | | Merge pull request #2436 from dalance/fix_generate | whitequark | 2021-02-03 | 2 | -7/+4 | |
|\ \ \ \ | ||||||
| * | | | | Fix begin/end in generate | dalance | 2020-11-11 | 2 | -7/+4 | |
* | | | | | Bump version | Yosys Bot | 2021-01-31 | 1 | -1/+1 | |
* | | | | | Require latest Verific build | Miodrag Milanovic | 2021-01-30 | 1 | -1/+1 | |
* | | | | | Bump version | Yosys Bot | 2021-01-30 | 1 | -1/+1 | |
* | | | | | ast: fix dump_vlog display of casex/casez | Marcelina KoĆcielnicka | 2021-01-29 | 1 | -2/+2 | |
* | | | | | Merge pull request #2564 from whitequark/flatten-improve-error | whitequark | 2021-01-29 | 1 | -1/+1 | |
|\ \ \ \ \ | ||||||
| * | | | | | flatten: clarify confusing error message. | whitequark | 2021-01-26 | 1 | -1/+1 | |
* | | | | | | Bump version | Yosys Bot | 2021-01-29 | 1 | -1/+1 | |
* | | | | | | Merge pull request #2569 from zachjs/macro-arg-surrounding-spaces | whitequark | 2021-01-28 | 2 | -1/+25 | |
|\ \ \ \ \ \ | ||||||
| * | | | | | | verilog: strip leading and trailing spaces in macro args | Zachary Snow | 2021-01-28 | 2 | -1/+25 | |
| | |_|/ / / | |/| | | | | ||||||
* | | | | | | Merge pull request #2535 from Ravenslofty/scc-specify | Claire Xen | 2021-01-28 | 2 | -18/+61 | |
|\ \ \ \ \ \ | |/ / / / / |/| | | | | | ||||||
| * | | | | | scc: Add -specify option to find loops in boxes | Dan Ravensloft | 2021-01-26 | 2 | -18/+61 |