aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* | | Bump versionYosys Bot2021-02-071-1/+1
* | | Merge pull request #2576 from zachjs/port-bind-sign-uniopwhitequark2021-02-063-8/+33
|\ \ \
| * | | genrtlil: fix signed port connection codegen failuresZachary Snow2021-02-053-8/+33
* | | | Bump versionYosys Bot2021-02-061-1/+1
|/ / /
* | | Merge pull request #2572 from antmicro/check-labelswhitequark2021-02-052-0/+28
|\ \ \
| * | | Add check of begin/end labels for genblockKamil Rakoczy2021-02-042-0/+28
| |/ /
* / / Bump versionYosys Bot2021-02-051-1/+1
|/ /
* | Merge pull request #2529 from zachjs/unnamed-genblkwhitequark2021-02-0433-258/+779
|\ \
| * | verilog: significant block scoping improvementsZachary Snow2021-01-3133-258/+779
* | | Bump versionYosys Bot2021-02-041-1/+1
* | | Merge pull request #2436 from dalance/fix_generatewhitequark2021-02-032-7/+4
|\ \ \
| * | | Fix begin/end in generatedalance2020-11-112-7/+4
* | | | Bump versionYosys Bot2021-01-311-1/+1
* | | | Require latest Verific buildMiodrag Milanovic2021-01-301-1/+1
* | | | Bump versionYosys Bot2021-01-301-1/+1
* | | | ast: fix dump_vlog display of casex/casezMarcelina Kościelnicka2021-01-291-2/+2
* | | | Merge pull request #2564 from whitequark/flatten-improve-errorwhitequark2021-01-291-1/+1
|\ \ \ \
| * | | | flatten: clarify confusing error message.whitequark2021-01-261-1/+1
* | | | | Bump versionYosys Bot2021-01-291-1/+1
* | | | | Merge pull request #2569 from zachjs/macro-arg-surrounding-spaceswhitequark2021-01-282-1/+25
|\ \ \ \ \
| * | | | | verilog: strip leading and trailing spaces in macro argsZachary Snow2021-01-282-1/+25
| | |_|/ / | |/| | |
* | | | | Merge pull request #2535 from Ravenslofty/scc-specifyClaire Xen2021-01-282-18/+61
|\ \ \ \ \ | |/ / / / |/| | | |
| * | | | scc: Add -specify option to find loops in boxesDan Ravensloft2021-01-262-18/+61
* | | | | Bump versionYosys Bot2021-01-271-1/+1
* | | | | xilinx_dffopt: Don't crash on missing IS_*_INVERTED.Marcelina Kościelnicka2021-01-273-4/+51
* | | | | xilinx: Add FDRSE_1, FDCPE_1.Marcelina Kościelnicka2021-01-271-0/+80
* | | | | Merge pull request #2563 from whitequark/cxxrtl-msvcwhitequark2021-01-262-10/+10
|\ \ \ \ \
| * | | | | cxxrtl: do not use `->template` for non-dependent names.whitequark2021-01-262-10/+10
| | |/ / / | |/| | |
* | | | | Merge pull request #2544 from modwizcode/fix-clockwhitequark2021-01-261-7/+15
|\ \ \ \ \ | |/ / / / |/| | | |
| * | | | Improves the previous commit with a more complete coverage of the casesIris Johnson2021-01-151-12/+12
| * | | | Handle sliced bits as clock inputs (fixes #2542)Iris Johnson2021-01-141-3/+11
* | | | | Bump versionYosys Bot2021-01-261-1/+1
* | | | | Merge pull request #2549 from pgadfort/support-multiple-libswhitequark2021-01-251-15/+21
|\ \ \ \ \
| * | | | | adding support for passing multiple liberty files to abcPeter Gadfort2021-01-181-15/+21
* | | | | | Merge pull request #2550 from zachjs/macro-arg-spaceswhitequark2021-01-252-1/+28
|\ \ \ \ \ \
| * | | | | | verilog: allow spaces in macro argumentsZachary Snow2021-01-202-1/+28
| |/ / / / /
* | | | | | Bump versionYosys Bot2021-01-251-1/+1
* | | | | | Merge pull request #2558 from YosysHQ/dave/chandle-dpiClaire Xen2021-01-241-1/+16
|\ \ \ \ \ \
| * | | | | | dpi: Support for chandle typeDavid Shah2021-01-231-1/+16
|/ / / / / /
* | | | | | Bump versionYosys Bot2021-01-221-1/+1
* | | | | | Merge pull request #2553 from zachjs/rand-const-modifiersMiodrag Milanović2021-01-213-2/+19
|\ \ \ \ \ \
| * | | | | | Allow combination of rand and const modifiersZachary Snow2021-01-213-2/+19
|/ / / / / /
* | | | | | Bump versionYosys Bot2021-01-211-1/+1
* | | | | | Merge pull request #2552 from YosysHQ/claire/yosyshqClaire Xen2021-01-211-18/+18
|\ \ \ \ \ \
| * | | | | | Switch verific bindings from Symbiotic EDA flavored Verific to YosysHQ flavor...Claire Xenia Wolf2021-01-201-18/+18
|/ / / / / /
* | | | | | Merge pull request #2536 from TobiasFaller/masterMiodrag Milanović2021-01-201-0/+1
|\ \ \ \ \ \
| * | | | | | Fixed missing goto statement in passes/techmap/abc.ccTobias Faller2021-01-121-0/+1
| | |_|/ / / | |/| | | |
* | | | | | Merge pull request #2551 from zachjs/wire-logicMiodrag Milanović2021-01-203-9/+65
|\ \ \ \ \ \ | |_|/ / / / |/| | | | |
| * | | | | sv: fix support wire and var data type modifiersZachary Snow2021-01-203-9/+65
|/ / / / /
* | | | | Bump versionYosys Bot2021-01-191-1/+1