aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | | | | Revert "Output "h" extension only if boxes"Eddie Hung2019-08-281-32/+28
| | * | | | | | | | | Merge remote-tracking branch 'origin/eddie/fix_carry_wrapper' into xaig_arrivalEddie Hung2019-08-282-1/+48
| | |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | | Add arrival times for HX devicesEddie Hung2019-08-281-21/+114
| | * | | | | | | | | | Specify ice40 family to cells_sim.v using defineEddie Hung2019-08-281-1/+8
| | * | | | | | | | | | Merge remote-tracking branch 'origin/eddie/fix_carry_wrapper' into xaig_arrivalEddie Hung2019-08-285-68/+20
| | |\ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | Account for D port being a constantEddie Hung2019-08-281-4/+4
| | * | | | | | | | | | | Merge branch 'eddie/xilinx_srl' into xaig_arrivalEddie Hung2019-08-2813-225/+819
| | |\ \ \ \ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-2833-409/+1901
| | |\ \ \ \ \ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'xaig_arrival' of github.com:YosysHQ/yosys into xaig_arrivalEddie Hung2019-08-232-14/+1
| | |\ \ \ \ \ \ \ \ \ \ \ \ \
| | | * | | | | | | | | | | | | Revert to upstreamEddie Hung2019-08-231-2/+2
| | | * | | | | | | | | | | | | Fix spacingEddie Hung2019-08-231-1/+1
| | | * | | | | | | | | | | | | Remove unused modelEddie Hung2019-08-231-13/+0
| | * | | | | | | | | | | | | | CleanupEddie Hung2019-08-231-130/+59
| | |/ / / / / / / / / / / / /
| | * | | | | | | | | | | | | Put attributes above portEddie Hung2019-08-232-27/+62
| | * | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-2328-114/+1110
| | |\ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | Use semicolonEddie Hung2019-08-211-1/+1
| | * | | | | | | | | | | | | | techmap before readEddie Hung2019-08-211-1/+1
| | * | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-210-0/+0
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-212-2/+2
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | Output "h" extension only if boxesEddie Hung2019-08-211-28/+32
| | * | | | | | | | | | | | | | | | Revert "Fix omode which inserts an output if none exists (otherwise abc9 brea...Eddie Hung2019-08-211-8/+7
| | * | | | | | | | | | | | | | | | Add abc_arrival to SRL*Eddie Hung2019-08-211-3/+5
| | * | | | | | | | | | | | | | | | Fix omode which inserts an output if none exists (otherwise abc9 breaks)Eddie Hung2019-08-201-7/+8
| | * | | | | | | | | | | | | | | | Revert "Only xaig if GetSize(output_bits) > 0"Eddie Hung2019-08-201-149/+147
| | * | | | | | | | | | | | | | | | Only xaig if GetSize(output_bits) > 0Eddie Hung2019-08-201-147/+149
| | * | | | | | | | | | | | | | | | OopsEddie Hung2019-08-201-1/+1
| | * | | | | | | | | | | | | | | | Merge branch 'eddie/fix_techmap' into xaig_arrivalEddie Hung2019-08-204-1/+16
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | | techmap -max_iter to apply to each module individuallyEddie Hung2019-08-201-4/+6
| | * | | | | | | | | | | | | | | | | xilinx to use abc_map.v with -max_iter 1Eddie Hung2019-08-206-171/+26
| | * | | | | | | | | | | | | | | | | ecp5: remove DPR16X4 from abc_unmap.vEddie Hung2019-08-201-20/+0
| | * | | | | | | | | | | | | | | | | ecp5 to use -max_iter 1Eddie Hung2019-08-203-4/+3
| | * | | | | | | | | | | | | | | | | ecp5 to use abc_map.v and _unmap.vEddie Hung2019-08-207-14/+89
| | * | | | | | | | | | | | | | | | | Add (* abc_arrival=<int> *) docEddie Hung2019-08-201-0/+5
| | * | | | | | | | | | | | | | | | | Add reference to FD* timingEddie Hung2019-08-201-0/+2
| | * | | | | | | | | | | | | | | | | Remove sequential extensionEddie Hung2019-08-209-730/+68
| | * | | | | | | | | | | | | | | | | Remove SRL* delays from cells_sim.vEddie Hung2019-08-201-5/+3
| | * | | | | | | | | | | | | | | | | retime_mode -> dff_modeEddie Hung2019-08-201-7/+7
| | * | | | | | | | | | | | | | | | | LUTMUX -> LUTMUX6Eddie Hung2019-08-201-2/+2
| | * | | | | | | | | | | | | | | | | Cleanup techmap in map_lutsEddie Hung2019-08-201-3/+5
| | * | | | | | | | | | | | | | | | | Move `techmap abc_map.v` into map_lutsEddie Hung2019-08-201-1/+2
| | * | | | | | | | | | | | | | | | | Remove delays from abc_map.vEddie Hung2019-08-201-5/+2
| | * | | | | | | | | | | | | | | | | TypoEddie Hung2019-08-201-1/+1
| | * | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-08-205-16/+23
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | | | Do not sigmap!Eddie Hung2019-08-201-2/+2
| | * | | | | | | | | | | | | | | | | | Deprecate `abc_scc_break` attributeEddie Hung2019-08-201-8/+0
| | * | | | | | | | | | | | | | | | | | Wrap SRL{16,32} tooEddie Hung2019-08-203-7/+98
| | * | | | | | | | | | | | | | | | | | Wrap LUTRAMs in order to capture comb/seq behaviourEddie Hung2019-08-205-36/+200
| | * | | | | | | | | | | | | | | | | | Minor refactorEddie Hung2019-08-201-7/+6
| | * | | | | | | | | | | | | | | | | | Add LUTRAM delaysEddie Hung2019-08-201-3/+6
| | * | | | | | | | | | | | | | | | | | Fix use of {CLK,EN}_POLARITY, also add a FIXMEEddie Hung2019-08-201-65/+13