aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* read_aiger: also parse abc9_mergeabilityEddie Hung2020-01-222-2/+6
|
* Merge remote-tracking branch 'origin/eddie/abc9_fixes' into eddie/abc9_refactorEddie Hung2020-01-222-4/+6
|\
| * abc9: error out if flip-flop init is 1'b1 for '-dff'Eddie Hung2020-01-221-0/+2
| | | | | | | | Due to ABC sequential synthesis restriction
| * abc9: fix scratchpad entry abc9.verifyEddie Hung2020-01-221-4/+4
| |
* | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-2116-156/+365
|\|
| * Merge pull request #1637 from YosysHQ/mwk/fix-1634Claire Wolf2020-01-211-9/+17
| |\ | | | | | | fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.
| | * fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.Marcin Kościelnicki2020-01-141-9/+17
| | | | | | | | | | | | Fixes #1634.
| * | Merge pull request #1629 from YosysHQ/mwk/edif-zClaire Wolf2020-01-211-0/+2
| |\ \ | | | | | | | | edif: Just ignore connections to 'z
| | * | edif: Just ignore connections to 'zMarcin Kościelnicki2020-01-131-0/+2
| | | | | | | | | | | | | | | | | | | | Connecting a const 'z to a net should be equivalent to not connecting it at all, so let's just ignore such connections on output.
| * | | Merge pull request #1621 from YosysHQ/clifford/fminitClaire Wolf2020-01-202-0/+198
| |\ \ \ | | | | | | | | | | Add fminit pass
| | * | | Add fminit passClifford Wolf2020-01-092-0/+198
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | Merge pull request #1643 from YosysHQ/eddie/cleanup_arith_mapEddie Hung2020-01-182-125/+88
| |\ \ \ \ | | | | | | | | | | | | Cleanup +/xilinx/arith_map.v
| | * | | | Deprecate `_CLB_CARRY from +/xilinx/arith_map.v since #1623Eddie Hung2020-01-172-119/+82
| | | | | |
| | * | | | +/xilinx/arith_map.v fix $lcu ruleEddie Hung2020-01-171-6/+6
| | | | | |
| * | | | | Merge pull request #1602 from niklasnisbeth/ice40-init-vals-warningDavid Shah2020-01-181-2/+8
| |\ \ \ \ \ | | | | | | | | | | | | | | ice40: Demote conflicting FF init values to a warning
| | * | | | | ice40: Demote conflicting FF init values to a warningNiklas Nisbeth2019-12-311-2/+8
| | | | | | |
| * | | | | | Merge pull request #1645 from YosysHQ/eddie/fix1644Eddie Hung2020-01-179-20/+52
| |\ \ \ \ \ \ | | |_|/ / / / | |/| | | | | {ice40,xilinx}_dsp: improve robustess
| | * | | | | xilinx_dsp: another typo; move xilinx specific testEddie Hung2020-01-172-1/+1
| | | | | | |
| | * | | | | ice40_dsp: fix typoEddie Hung2020-01-172-2/+13
| | | | | | |
| | * | | | | ConsistencyEddie Hung2020-01-172-4/+6
| | | | | | |
| | * | | | | xilinx_dsp: add parameter defaultsEddie Hung2020-01-171-7/+7
| | | | | | |
| | * | | | | Add #1644 testcaseEddie Hung2020-01-172-0/+2
| | | | | | |
| | * | | | | synth_ice40: call wreduce before mul2dspEddie Hung2020-01-171-1/+2
| | | | | | |
| | * | | | | ice40_dsp: add testEddie Hung2020-01-171-0/+11
| | | | | | |
| | * | | | | ice40_dsp: add default values for parametersEddie Hung2020-01-172-11/+11
| | | | | | |
| | * | | | | ice40_dsp: tolerant of fanout-less outputs, as well as all-zero inputsEddie Hung2020-01-171-0/+5
| |/ / / / /
* | | | | | read_aiger: discard LUT inputs with nodeID == 0; not < 2Eddie Hung2020-01-211-1/+1
| | | | | |
* | | | | | read_aiger: ignore constant inputs on LUTsEddie Hung2020-01-211-3/+7
| | | | | |
* | | | | | write_xaiger: fix for (* keep *) on flop outputEddie Hung2020-01-212-3/+18
| | | | | |
* | | | | | abc9: add some log_{push,pop}() as per @nakengelhardtEddie Hung2020-01-172-5/+19
| | | | | |
* | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-153-3/+16
|\| | | | |
| * | | | | Merge pull request #1639 from YosysHQ/eddie/fix_read_xaigerEddie Hung2020-01-152-2/+14
| |\ \ \ \ \ | | | | | | | | | | | | | | read_aiger: $lut prefix in front
| | * | | | | abc9: aAdd test to check $_NOT_s are absorbedEddie Hung2020-01-151-0/+12
| | | | | | |
| | * | | | | read_aiger: $lut prefix in frontEddie Hung2020-01-151-2/+2
| | | | | | |
| * | | | | | Merge pull request #1636 from YosysHQ/eddie/fix_synth_xilinx_WMiodrag Milanović2020-01-151-1/+1
| |\ \ \ \ \ \ | | |/ / / / / | |/| | | | | synth_xilinx: fix default W value for non-xc7
| | * | | | | synth_xilinx: fix default W value for non-xc7Eddie Hung2020-01-141-1/+1
| | | | | | |
* | | | | | | write_xaiger: skip abc9_flop only if abc_box_seq presentEddie Hung2020-01-151-1/+2
| | | | | | |
* | | | | | | write_xaiger: do not export flop inputs as POsEddie Hung2020-01-141-2/+6
| | | | | | |
* | | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-141-25/+13
|\| | | | | |
| * | | | | | Merge pull request #1635 from YosysHQ/eddie/print_statsEddie Hung2020-01-141-25/+13
| |\ \ \ \ \ \ | | |_|_|_|_|/ | |/| | | | | print_stats footer to return peak memory, option for including children
| | * | | | | As before, only display MEM if Linux or FreeBSDEddie Hung2020-01-141-3/+7
| | | | | | |
| | * | | | | print_stats footer to return peak memory, option for including childrenEddie Hung2020-01-141-28/+12
| | |/ / / /
* | | | | | abc9_ops: -reintegrate to not trim box padding anymoreEddie Hung2020-01-142-10/+1
| | | | | |
* | | | | | abc9_ops/write_xaiger: update docEddie Hung2020-01-142-1/+15
| | | | | |
* | | | | | abc9_ops: -prep_holes -> -prep_xaiger, move padding to write_xaigerEddie Hung2020-01-143-107/+79
| | | | | |
* | | | | | Adding (* techmap_autopurge *) to FD* in abc9_map.vEddie Hung2020-01-141-8/+8
| | | | | |
* | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-1412-52/+88
|\| | | | |
| * | | | | Merge pull request #1633 from YosysHQ/eddie/fix_autonameEddie Hung2020-01-142-1/+20
| |\ \ \ \ \ | | | | | | | | | | | | | | autoname: do not rename ports
| | * | | | | autoname: do not autoname portsEddie Hung2020-01-141-1/+1
| | | | | | |
| | * | | | | autoname: add testcase with $-prefix-ed portEddie Hung2020-01-141-0/+19
| | |/ / / /
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-19 08:12:04 +0000