aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Add simple clkbufmap testsEddie Hung2019-08-231-0/+52
* tests/techmap/run-test.sh to cope with *.ysEddie Hung2019-08-232-7/+18
* Mention clkbuf_inhibit can be overriddenEddie Hung2019-08-231-7/+8
* Review comment from @cliffordwolfEddie Hung2019-08-231-1/+2
* Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-23146-1486/+4373
|\
| * Merge pull request #1326 from mmicko/doc-updateEddie Hung2019-08-231-2/+5
| |\
| | * Make macOS depenency clearMiodrag Milanovic2019-08-231-2/+5
| |/
| * Do not propagate mem2reg attribute through to resultEddie Hung2019-08-222-1/+3
| * SpellingEddie Hung2019-08-221-2/+2
| * Merge pull request #1322 from mmicko/pyosys_osxEddie Hung2019-08-221-0/+2
| |\
| | * do not require boost if pyosys is not usedMiodrag Milanovic2019-08-221-0/+2
| |/
| * Merge pull request #1319 from TeaEngineering/shuckc/brew-tcl-tkEddie Hung2019-08-221-0/+1
| |\
| | * require tcl-tk in BrewfileChris Shucksmith2019-08-221-0/+1
| * | Merge pull request #1317 from YosysHQ/eddie/opt_expr_shiftxEddie Hung2019-08-222-4/+96
| |\ \
| | * | Copy-paste typoEddie Hung2019-08-221-1/+1
| | * | Respect opt_expr -keepdc as per @cliffordwolfEddie Hung2019-08-222-1/+15
| | * | Handle $shift and Y_WIDTH > 1 as per @cliffordwolfEddie Hung2019-08-222-5/+51
| | * | Add cover()Eddie Hung2019-08-221-0/+1
| | * | Canonical formEddie Hung2019-08-221-5/+5
| | * | Add testEddie Hung2019-08-211-0/+14
| | * | opt_expr to trim A port of $shiftx if Y_WIDTH == 1Eddie Hung2019-08-211-0/+17
| * | | Bump year in copyright noticeClifford Wolf2019-08-223-3/+3
| * | | Fix missing newline at end of fileClifford Wolf2019-08-221-1/+1
| * | | Merge pull request #1289 from mmicko/anlogic_fixesClifford Wolf2019-08-225-91/+162
| |\ \ \
| | * \ \ Merge remote-tracking branch 'upstream/master' into anlogic_fixesMiodrag Milanovic2019-08-18109-3621/+4745
| | |\ \ \
| | * | | | Proper arith for Anlogic and use standard passMiodrag Milanovic2019-08-125-91/+162
| * | | | | Fix missing newline at end of fileClifford Wolf2019-08-221-1/+1
| * | | | | Merge pull request #1281 from mmicko/efinixClifford Wolf2019-08-229-0/+798
| |\ \ \ \ \ | | |_|_|_|/ | |/| | | |
| | * | | | Fix formatingMiodrag Milanovic2019-08-111-2/+2
| | * | | | one bit enable signalMiodrag Milanovic2019-08-111-1/+1
| | * | | | fix mixing signals on FF mappingMiodrag Milanovic2019-08-111-4/+4
| | * | | | Replaced custom step with setundefMiodrag Milanovic2019-08-113-91/+1
| | * | | | Fixed data widthMiodrag Milanovic2019-08-111-2/+2
| | * | | | Adding new pass to fix carry chainMiodrag Milanovic2019-08-113-0/+124
| | * | | | cleanupMiodrag Milanovic2019-08-111-4/+7
| | * | | | Fix COMiodrag Milanovic2019-08-091-26/+24
| | * | | | Merge remote-tracking branch 'upstream/master' into efinixMiodrag Milanovic2019-08-0958-598/+1321
| | |\ \ \ \
| | * | | | | clock for ram trough gbufMiodrag Milanovic2019-08-041-0/+6
| | * | | | | Added bram supportMiodrag Milanovic2019-08-046-1/+260
| | * | | | | Custom step to add global clock buffersMiodrag Milanovic2019-08-034-1/+129
| | * | | | | Initial EFINIX supportMiodrag Milanovic2019-08-035-0/+370
| * | | | | | Merge pull request #1316 from YosysHQ/eddie/fix_mem2regClifford Wolf2019-08-222-0/+17
| |\ \ \ \ \ \
| | * | | | | | mem2reg to preserve user attributes and srcEddie Hung2019-08-212-0/+17
| | | |_|_|_|/ | | |/| | | |
| * | | | | | Merge pull request #1315 from mmicko/fix_dependencieswhitequark2019-08-211-1/+1
| |\ \ \ \ \ \ | | |/ / / / / | |/| | | | |
| | * | | | | Fix test_pmgen depsMiodrag Milanovic2019-08-211-1/+1
| |/ / / / /
| * | | | | Merge pull request #1314 from YosysHQ/eddie/fix_techmapClifford Wolf2019-08-214-4/+21
| |\ \ \ \ \
| | * | | | | GrammarEddie Hung2019-08-201-1/+1
| | * | | | | Add testEddie Hung2019-08-203-0/+15
| | * | | | | techmap -max_iter to apply to each module individuallyEddie Hung2019-08-201-4/+6
| * | | | | | Missing newlineEddie Hung2019-08-201-1/+1