aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Add another test with constant driverEddie Hung2019-11-221-0/+28
|
* OopsEddie Hung2019-11-221-1/+0
|
* Cleanup spacingEddie Hung2019-11-221-2/+1
|
* sigmap(wire) should inherit port_output status of POsEddie Hung2019-11-221-1/+19
|
* Add testcaseEddie Hung2019-11-221-0/+26
|
* Merge pull request #1517 from YosysHQ/clifford/optmemClifford Wolf2019-11-223-0/+146
|\ | | | | Add "opt_mem" pass
| * Add "opt_mem" passClifford Wolf2019-11-223-0/+146
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge pull request #1515 from YosysHQ/clifford/svastuffClifford Wolf2019-11-222-7/+39
|\ \ | |/ |/| Add Verific/SVA support for "always" and "nexttime" properties
| * Add Verific support for SVA nexttime propertiesClifford Wolf2019-11-221-0/+22
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Improve handling of verific primitives in "verific -import -V" modeClifford Wolf2019-11-221-2/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Add Verific SVA support for "always" propertiesClifford Wolf2019-11-221-5/+15
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge pull request #1511 from YosysHQ/dave/alwaysClifford Wolf2019-11-226-9/+126
|\ | | | | sv: Error checking for always_comb, always_latch and always_ff
| * Update CHANGELOG and READMEDavid Shah2019-11-222-0/+7
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * sv: Add tests for SV always typesDavid Shah2019-11-211-0/+63
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usageDavid Shah2019-11-211-4/+16
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * sv: Correct parsing of always_comb, always_ff and always_latchDavid Shah2019-11-212-5/+40
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | gowin: Remove show command from tests.Marcin Kościelnicki2019-11-221-1/+0
| |
* | gowin: Add missing .gitignore entriesMarcin Kościelnicki2019-11-221-0/+2
|/
* Merge pull request #1507 from YosysHQ/clifford/verificfixesClifford Wolf2019-11-202-6/+9
|\ | | | | Some fixes in our Verific integration
| * Correctly treat empty modules as blackboxes in VerificClifford Wolf2019-11-201-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Do not rename VHDL entities to "entity(impl)" when they are top modulesClifford Wolf2019-11-202-5/+8
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge pull request #1449 from pepijndevos/gowinClifford Wolf2019-11-1927-89/+841
|\ | | | | Improvements for gowin support
| * Remove dff init altogetherPepijn de Vos2019-11-192-3/+3
| | | | | | | | | | The hardware does not actually support it. In reality it is always initialised to its reset value.
| * add help for nowidelut and abc9 optionsPepijn de Vos2019-11-181-1/+7
| |
| * Merge branch 'master' of https://github.com/YosysHQ/yosys into gowinPepijn de Vos2019-11-1615-47/+913
| |\
| * | fix fsm test with proper clock enable polarityPepijn de Vos2019-11-112-4/+15
| | |
| * | Merge branch 'master' of https://github.com/YosysHQ/yosys into gowinPepijn de Vos2019-11-1129-23010/+30701
| |\ \
| * | | fix wide lutsPepijn de Vos2019-11-062-19/+22
| | | |
| * | | don't cound exact luts in big muxes; futile and fragilePepijn de Vos2019-10-301-3/+0
| | | |
| * | | add IOBUFPepijn de Vos2019-10-282-1/+10
| | | |
| * | | add tristate buffer and testPepijn de Vos2019-10-283-2/+21
| | | |
| * | | do not use wide luts in testcasePepijn de Vos2019-10-281-3/+3
| | | |
| * | | actually run the gowin testsPepijn de Vos2019-10-281-0/+1
| | | |
| * | | More formattingPepijn de Vos2019-10-281-55/+49
| | | |
| * | | really really fix formatting maybePepijn de Vos2019-10-281-41/+41
| | | |
| * | | undo formatting fuckupPepijn de Vos2019-10-281-25/+25
| | | |
| * | | add wide lutsPepijn de Vos2019-10-283-36/+119
| | | |
| * | | add 32-bit BRAM and byte-enablesPepijn de Vos2019-10-282-4/+25
| | | |
| * | | ALU sim tweaksPepijn de Vos2019-10-242-13/+13
| | | |
| * | | Add some testsPepijn de Vos2019-10-2110-0/+224
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Copied from Efinix. * fsm is broken * latch and tribuf are not implemented yet * memory maps to dram
| * | | add a few more missing dffPepijn de Vos2019-10-211-7/+16
| | | |
| * | | add negedge DFFPepijn de Vos2019-10-212-15/+139
| | | |
| * | | use ADDSUB ALU mode to remove invertersPepijn de Vos2019-10-212-7/+77
| | | |
| * | | Merge branch 'master' of https://github.com/YosysHQ/yosys into gowinPepijn de Vos2019-10-21275-2678/+32872
| |\ \ \
| * | | | remove duplicate DFFRPepijn de Vos2019-10-161-10/+0
| | | | |
| * | | | Revert "add MUX support"Pepijn de Vos2019-09-063-17/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | It turns out that they make everything worse and they don't PnR. This reverts commit 3eff2271d0fe25632f7e6b22cf0be078d2cd9990.
| * | | | fix BRAM width and initPepijn de Vos2019-09-062-12/+28
| | | | |
| * | | | add more DFF to sim libPepijn de Vos2019-09-062-6/+111
| | | | |
| * | | | WIP aditional DFF primitivesPepijn de Vos2019-09-052-1/+48
| | | | |
| * | | | support bram initialisationPepijn de Vos2019-09-055-3/+25
| | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 10:35:06 +0000