aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | error when no signal foundMiodrag Milanovic2022-01-311-0/+2
| * | | | CleanupMiodrag Milanovic2022-01-311-1/+1
| * | | | Compare bits when not all are definedMiodrag Milanovic2022-01-311-3/+17
| * | | | CleanupMiodrag Milanovic2022-01-312-3/+2
| * | | | message updateMiodrag Milanovic2022-01-311-1/+1
| * | | | Display simulation time dataMiodrag Milanovic2022-01-313-2/+27
| * | | | Use edges when explicitMiodrag Milanovic2022-01-311-1/+5
| * | | | Updating initial state and checksMiodrag Milanovic2022-01-311-15/+28
| * | | | Fix scopeMiodrag Milanovic2022-01-311-1/+1
| * | | | check if stop before startMiodrag Milanovic2022-01-281-0/+3
| * | | | set initial state, only flip-flopsMiodrag Milanovic2022-01-281-1/+28
| * | | | ignore not found private signalsMiodrag Milanovic2022-01-282-2/+4
| * | | | preserve VCD mangled namesMiodrag Milanovic2022-01-281-1/+3
| * | | | detect edges even when xMiodrag Milanovic2022-01-281-2/+2
| * | | | recursive checkMiodrag Milanovic2022-01-281-26/+34
| * | | | cleanupMiodrag Milanovic2022-01-282-14/+1
| * | | | Do actual compareMiodrag Milanovic2022-01-283-77/+63
| * | | | Fix for limit_range_end when not writing vcdMiodrag Milanovic2022-01-281-0/+9
| * | | | Add more options and time handlingMiodrag Milanovic2022-01-283-2/+106
| * | | | update versionMiodrag Milanovic2022-01-261-1/+1
| * | | | Display values of outputsMiodrag Milanovic2022-01-261-12/+10
| * | | | Fix tabs/spacesMiodrag Milanovic2022-01-261-31/+31
| * | | | Check if stimulatedMiodrag Milanovic2022-01-261-0/+14
| * | | | Read fst and use data to set inputsMiodrag Milanovic2022-01-261-10/+92
| * | | | Add fstdata helper classMiodrag Milanovic2022-01-263-1/+348
| * | | | Cleanup of config to support platformsMiodrag Milanovic2022-01-261-20/+13
| * | | | Add ability to write to FST fileMiodrag Milanovic2022-01-261-11/+109
| * | | | Add FST libraryMiodrag Milanovic2022-01-2510-0/+9857
* | | | | Bump versiongithub-actions[bot]2022-02-071-1/+1
* | | | | nexus: Fix arith_map CO signal.Marcelina Kościelnicka2022-02-061-1/+1
* | | | | Bump versiongithub-actions[bot]2022-02-031-1/+1
* | | | | Merge pull request #3183 from YosysHQ/micko/nto1muxMiodrag Milanović2022-02-021-16/+2
|\ \ \ \ \
| * | | | | Use bmux for NTO1MUXMiodrag Milanovic2022-02-021-16/+2
|/ / / / /
* | | | | Merge pull request #3182 from yrabbit/wip-doc2Miodrag Milanović2022-02-021-1/+1
|\ \ \ \ \
| * | | | | Correct a typo in the manualYRabbit2022-02-021-1/+1
|/ / / / /
* | | | | Update commentScott Thibault2022-02-021-1/+1
* | | | | Fix unextend method for signed constantsScott Thibault2022-02-021-2/+1
* | | | | Merge pull request #3176 from higuoxing/fix-ref-manualMiodrag Milanović2022-01-311-2/+2
|\ \ \ \ \
| * | | | | Fix the help message of synth_quicklogic.Xing GUO2022-01-311-2/+2
* | | | | | Bump versiongithub-actions[bot]2022-01-311-1/+1
* | | | | | verilog backend: Emit a `wire` for ports as well.Marcelina Kościelnicka2022-01-311-1/+1
|/ / / / /
* | | | | opt_reduce: Add $bmux and $demux optimization patterns.Marcelina Kościelnicka2022-01-303-60/+545
* | | | | Bump versiongithub-actions[bot]2022-01-291-1/+1
* | | | | Add $bmux and $demux cells.Marcelina Kościelnicka2022-01-2825-49/+694
* | | | | opt_dff: Don't mutate muxes while ModWalker is active.Marcelina Kościelnicka2022-01-281-98/+112
* | | | | kernel/mem: Add read-first semantic emulation code.Marcelina Kościelnicka2022-01-282-0/+116
* | | | | Bump versiongithub-actions[bot]2022-01-281-1/+1
* | | | | manual: Fix a custom pass example.Marcelina Kościelnicka2022-01-271-1/+1
* | | | | memory_bram: Make use of new mem emulation functions to map more RAMs.Marcelina Kościelnicka2022-01-271-18/+10
* | | | | kernel/mem: Add functions to emulate read port enable/init/reset signals.Marcelina Kościelnicka2022-01-272-0/+226
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-03 20:18:24 +0000