Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | | | Merge pull request #750 from Icenowy/anlogic-ff-init | Clifford Wolf | 2019-01-02 | 3 | -17/+45 | |
| |\ \ \ | ||||||
| | * | | | anlogic: set the init value of DFFs | Icenowy Zheng | 2018-12-18 | 2 | -14/+15 | |
| | * | | | Add "dffinit -noreinit" parameter | Icenowy Zheng | 2018-12-18 | 1 | -1/+14 | |
| | * | | | Add "dffinit -strinit high low" | Icenowy Zheng | 2018-12-18 | 1 | -2/+16 | |
| * | | | | Merge pull request #773 from whitequark/opt_lut_elim_fixes | Clifford Wolf | 2019-01-02 | 1 | -8/+31 | |
| |\ \ \ \ | ||||||
| | * | | | | opt_lut: reflect changes in sigmap. | whitequark | 2019-01-02 | 1 | -0/+2 | |
| | * | | | | opt_lut: use a worklist, and revisit cells affected by elimination. | whitequark | 2019-01-02 | 1 | -3/+10 | |
| | * | | | | opt_lut: count eliminated cells, and set opt.did_something for them. | whitequark | 2019-01-02 | 1 | -6/+20 | |
| | | |_|/ | | |/| | | ||||||
| * | | | | Merge pull request #772 from whitequark/synth_lut | Clifford Wolf | 2019-01-02 | 2 | -7/+41 | |
| |\ \ \ \ | ||||||
| | * | | | | synth_ice40: use 4-LUT coarse synthesis mode. | whitequark | 2019-01-02 | 1 | -1/+1 | |
| | * | | | | synth: add k-LUT mode. | whitequark | 2019-01-02 | 1 | -2/+36 | |
| | * | | | | synth: improve script documentation. NFC. | whitequark | 2019-01-02 | 1 | -6/+6 | |
| * | | | | | Merge pull request #771 from whitequark/techmap_cmp2lut | Clifford Wolf | 2019-01-02 | 5 | -3/+139 | |
| |\| | | | | ||||||
| | * | | | | cmp2lut: new techmap pass. | whitequark | 2019-01-02 | 5 | -3/+139 | |
| | |/ / / | ||||||
* | / / / | Improve VerificImporter support for writes to asymmetric memories | Clifford Wolf | 2019-01-02 | 1 | -22/+35 | |
|/ / / / | ||||||
* | | | | Fix VerificImporter asymmetric memories error message | Clifford Wolf | 2019-01-02 | 1 | -1/+1 | |
* | | | | Merge pull request #769 from whitequark/typos | Clifford Wolf | 2019-01-02 | 40 | -74/+74 | |
|\ \ \ \ | |/ / / |/| | | | ||||||
| * | | | Fix typographical and grammatical errors and inconsistencies. | whitequark | 2019-01-02 | 40 | -74/+74 | |
|/ / / | ||||||
* | | | Merge pull request #768 from whitequark/opt_lut_elim | Clifford Wolf | 2019-01-01 | 4 | -0/+104 | |
|\ \ \ | ||||||
| * | | | opt_lut: eliminate LUTs evaluating to constants or inputs. | whitequark | 2018-12-31 | 4 | -0/+104 | |
|/ / / | ||||||
* | | | Fix handling of (* keep *) wires in wreduce | Clifford Wolf | 2018-12-31 | 1 | -1/+4 | |
* | | | Merge pull request #766 from Icenowy/anlogic-latches | Clifford Wolf | 2018-12-31 | 1 | -0/+12 | |
|\ \ \ | ||||||
| * | | | anlogic: add latch cells | Icenowy Zheng | 2018-12-25 | 1 | -0/+12 | |
| | |/ | |/| | ||||||
* | | | Fix 7 instances of add_share_file to add_gen_share_file | Larry Doolittle | 2018-12-29 | 1 | -8/+8 | |
* | | | Squelch a little more trailing whitespace | Larry Doolittle | 2018-12-29 | 2 | -4/+4 | |
* | | | Merge pull request #761 from whitequark/proc_clean_partial | Clifford Wolf | 2018-12-23 | 3 | -10/+42 | |
|\ \ \ | ||||||
| * | | | proc_clean: remove any empty cases if all cases use all-def compare. | whitequark | 2018-12-23 | 3 | -6/+42 | |
| * | | | proc_clean: remove any empty cases at the end of the switch. | whitequark | 2018-12-22 | 1 | -7/+3 | |
* | | | | Add "read_ilang -[no]overwrite" | Clifford Wolf | 2018-12-23 | 3 | -4/+54 | |
* | | | | Merge branch 'master' of github.com:YosysHQ/yosys | Clifford Wolf | 2018-12-23 | 7 | -22/+58 | |
|\ \ \ \ | ||||||
| * \ \ \ | Merge pull request #757 from whitequark/manual_mem | Clifford Wolf | 2018-12-22 | 2 | -10/+37 | |
| |\ \ \ \ | | |/ / / | |/| | | | ||||||
| | * | | | manual: make description of $meminit ports match reality. | whitequark | 2018-12-21 | 1 | -3/+15 | |
| | * | | | manual: fix typos. | whitequark | 2018-12-20 | 1 | -2/+2 | |
| | * | | | manual: document $meminit cell and memory_* passes. | whitequark | 2018-12-20 | 2 | -8/+23 | |
| * | | | | Merge pull request #758 from whitequark/tcl_script_args | Clifford Wolf | 2018-12-21 | 1 | -7/+18 | |
| |\ \ \ \ | ||||||
| | * | | | | tcl: add support for passing arguments to scripts. | whitequark | 2018-12-20 | 1 | -7/+18 | |
| | | |/ / | | |/| | | ||||||
| * | | | | Merge pull request #759 from whitequark/memory_collect_init_x | Clifford Wolf | 2018-12-21 | 1 | -3/+0 | |
| |\ \ \ \ | | |/ / / | |/| | | | ||||||
| | * | | | memory_collect: do not truncate 'x from \INIT. | whitequark | 2018-12-21 | 1 | -3/+0 | |
| |/ / / | ||||||
| * | | | Merge pull request #752 from Icenowy/anlogic-lut-cost | Clifford Wolf | 2018-12-19 | 1 | -1/+1 | |
| |\ \ \ | ||||||
| | * | | | Anlogic: let LUT5/6 have more cost than LUT4- | Icenowy Zheng | 2018-12-19 | 1 | -1/+1 | |
| | | |/ | | |/| | ||||||
| * | | | Merge pull request #753 from Icenowy/anlogic-makefile-fix | Clifford Wolf | 2018-12-19 | 1 | -0/+1 | |
| |\ \ \ | ||||||
| | * | | | anlogic: fix Makefile.inc | Icenowy Zheng | 2018-12-19 | 1 | -0/+1 | |
| | |/ / | ||||||
| * | | | Merge pull request #749 from Icenowy/anlogic-dram-fix | Clifford Wolf | 2018-12-19 | 1 | -1/+1 | |
| |\ \ \ | ||||||
| | * | | | anlogic: fix dbits of Anlogic Eagle DRAM16X4 | Icenowy Zheng | 2018-12-18 | 1 | -1/+1 | |
| | |/ / | ||||||
* | / / | Minor style fixes | Clifford Wolf | 2018-12-18 | 2 | -1/+1 | |
|/ / / | ||||||
* | | | Merge pull request #748 from makaimann/add-btor-ops | Clifford Wolf | 2018-12-18 | 2 | -2/+38 | |
|\ \ \ | ||||||
| * | | | Add btor ops for $mul, $div, $mod and $concat | makaimann | 2018-12-17 | 2 | -2/+38 | |
| |/ / | ||||||
* | | | Merge pull request #751 from daveshah1/fix_589 | Clifford Wolf | 2018-12-18 | 1 | -1/+1 | |
|\ \ \ | ||||||
| * | | | memory_dff: Fix typo when checking init value | David Shah | 2018-12-18 | 1 | -1/+1 | |
|/ / / | ||||||
* | | | Fix segfault in AST simplify | Clifford Wolf | 2018-12-18 | 1 | -0/+5 |