aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Added yosys-smtbmc copyrightClifford Wolf2015-10-143-1/+36
* Improvements in yosys-smtbmcClifford Wolf2015-10-143-21/+38
* Added yosys-smtbmcClifford Wolf2015-10-142-1/+20
* Implemented smtbmc.py -iClifford Wolf2015-10-141-25/+60
* Added smtbmc.pyClifford Wolf2015-10-134-0/+409
* Added write_smt2 -wiresClifford Wolf2015-10-131-7/+15
* Added examples/ top-level directoryClifford Wolf2015-10-1317-4/+7
* SystemVerilog also has assume(), added implicit -D FORMALClifford Wolf2015-10-133-4/+5
* Merge branch 'master' of https://github.com/rubund/yosysClifford Wolf2015-10-131-18/+18
|\
| * Use DESTDIR as defined in https://www.gnu.org/prep/standards/html_node/DESTDI...Ruben Undheim2015-10-111-13/+13
| * Use LDFLAGS, CXXFLAGS and CPPFLAGS from the environment when buildingRuben Undheim2015-10-111-7/+7
* | Fixed "flatten" for unconnected inout portsClifford Wolf2015-10-131-1/+1
|/
* Added support for "parameter" and "localparam" in global contextClifford Wolf2015-10-071-0/+2
* Fixed complexity of assigning to vectors in constant functionsClifford Wolf2015-10-011-0/+3
* Fixed detection of unconditional $readmem[hb]Clifford Wolf2015-09-301-4/+11
* Added edgetypes commandClifford Wolf2015-09-272-0/+107
* Some cleanups in qwpClifford Wolf2015-09-261-7/+16
* Added "test_cell -noeval"Clifford Wolf2015-09-251-1/+10
* Added wreduce $mul support and fixed signed $mul opt_const bugClifford Wolf2015-09-252-5/+37
* Bugfix in bram read-enable codeClifford Wolf2015-09-251-2/+5
* Bugfixes in $readmem[hb]Clifford Wolf2015-09-251-4/+7
* Bugfixes in writing of memories as VerilogClifford Wolf2015-09-251-7/+8
* Fixed segfault in AstNode::asRealClifford Wolf2015-09-251-1/+1
* Added read-enable to memory modelClifford Wolf2015-09-2517-78/+159
* Added pivoting to qwp solverClifford Wolf2015-09-241-14/+43
* Improved qwp performanceClifford Wolf2015-09-241-49/+25
* Added statistics summary to "qwp"Clifford Wolf2015-09-241-0/+77
* Fixed memory_bram for ROMs in BRAMs with write-enable inputsClifford Wolf2015-09-241-1/+1
* Fixed AstNode::mkconst_bits() segfault on zero-sized constantClifford Wolf2015-09-241-1/+1
* Added read_verilog -nodpiClifford Wolf2015-09-231-0/+19
* Bugfix in handling of multi-dimensional memoriesClifford Wolf2015-09-231-2/+2
* Warning for $display/$write outside initial blockClifford Wolf2015-09-231-7/+8
* Fixed support for $write system taskClifford Wolf2015-09-231-1/+1
* Fixed detection of "task foo(bar);" syntax errorClifford Wolf2015-09-221-0/+2
* Fixed multi-level prefix resolvingClifford Wolf2015-09-221-0/+2
* Fixed segfault on invalid verilog constant 1'b_Clifford Wolf2015-09-221-1/+1
* Fixed emcc buildClifford Wolf2015-09-211-1/+1
* Do not detect fsm state registers with init attributeClifford Wolf2015-09-211-0/+2
* Bugfix in "qwp" passClifford Wolf2015-09-211-6/+31
* Improvements and fixes in "qwp" passClifford Wolf2015-09-211-29/+74
* Added "qwp -dump"Clifford Wolf2015-09-201-21/+115
* Added "qwp" commandClifford Wolf2015-09-202-0/+586
* Improvements to $display system taskAndrew Zonenberg2015-09-191-9/+22
* Added nlutmapClifford Wolf2015-09-183-2/+176
* Added lut2mux passClifford Wolf2015-09-182-0/+94
* Cosmetic fix in Module::addLut()Clifford Wolf2015-09-182-5/+5
* Added buffer detection to "abc -lut"Clifford Wolf2015-09-181-0/+6
* Renamed GreenPAK4 cells, improved GP4 DFF mappingClifford Wolf2015-09-185-9/+50
* Added support for "dfflibmap -liberty +/..."Clifford Wolf2015-09-181-0/+1
* Added detection of "mux inverter" chains in opt_constClifford Wolf2015-09-181-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-15 02:54:07 +0000