| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | | | | Require latest Verific build | Miodrag Milanovic | 2021-01-30 | 1 | -1/+1 | |
| * | | | | Bump version | Yosys Bot | 2021-01-30 | 1 | -1/+1 | |
| * | | | | ast: fix dump_vlog display of casex/casez | Marcelina Kościelnicka | 2021-01-29 | 1 | -2/+2 | |
| * | | | | Merge pull request #2564 from whitequark/flatten-improve-error | whitequark | 2021-01-29 | 1 | -1/+1 | |
| |\ \ \ \ | ||||||
| | * | | | | flatten: clarify confusing error message. | whitequark | 2021-01-26 | 1 | -1/+1 | |
| * | | | | | Bump version | Yosys Bot | 2021-01-29 | 1 | -1/+1 | |
| * | | | | | Merge pull request #2569 from zachjs/macro-arg-surrounding-spaces | whitequark | 2021-01-28 | 2 | -1/+25 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | verilog: strip leading and trailing spaces in macro args | Zachary Snow | 2021-01-28 | 2 | -1/+25 | |
| | | |_|/ / | |/| | | | ||||||
| * | | | | | Merge pull request #2535 from Ravenslofty/scc-specify | Claire Xen | 2021-01-28 | 2 | -18/+61 | |
| |\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| | * | | | | scc: Add -specify option to find loops in boxes | Dan Ravensloft | 2021-01-26 | 2 | -18/+61 | |
| * | | | | | Bump version | Yosys Bot | 2021-01-27 | 1 | -1/+1 | |
| * | | | | | xilinx_dffopt: Don't crash on missing IS_*_INVERTED. | Marcelina Kościelnicka | 2021-01-27 | 3 | -4/+51 | |
| * | | | | | xilinx: Add FDRSE_1, FDCPE_1. | Marcelina Kościelnicka | 2021-01-27 | 1 | -0/+80 | |
| * | | | | | Merge pull request #2563 from whitequark/cxxrtl-msvc | whitequark | 2021-01-26 | 2 | -10/+10 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | cxxrtl: do not use `->template` for non-dependent names. | whitequark | 2021-01-26 | 2 | -10/+10 | |
| | | |/ / / | |/| | | | ||||||
| * | | | | | Merge pull request #2544 from modwizcode/fix-clock | whitequark | 2021-01-26 | 1 | -7/+15 | |
| |\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| | * | | | | Improves the previous commit with a more complete coverage of the cases | Iris Johnson | 2021-01-15 | 1 | -12/+12 | |
| | * | | | | Handle sliced bits as clock inputs (fixes #2542) | Iris Johnson | 2021-01-14 | 1 | -3/+11 | |
| * | | | | | Bump version | Yosys Bot | 2021-01-26 | 1 | -1/+1 | |
| * | | | | | Merge pull request #2549 from pgadfort/support-multiple-libs | whitequark | 2021-01-25 | 1 | -15/+21 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | adding support for passing multiple liberty files to abc | Peter Gadfort | 2021-01-18 | 1 | -15/+21 | |
| * | | | | | | Merge pull request #2550 from zachjs/macro-arg-spaces | whitequark | 2021-01-25 | 2 | -1/+28 | |
| |\ \ \ \ \ \ | ||||||
| | * | | | | | | verilog: allow spaces in macro arguments | Zachary Snow | 2021-01-20 | 2 | -1/+28 | |
| | |/ / / / / | ||||||
| * | | | | | | Bump version | Yosys Bot | 2021-01-25 | 1 | -1/+1 | |
| * | | | | | | Merge pull request #2558 from YosysHQ/dave/chandle-dpi | Claire Xen | 2021-01-24 | 1 | -1/+16 | |
| |\ \ \ \ \ \ | ||||||
| | * | | | | | | dpi: Support for chandle type | David Shah | 2021-01-23 | 1 | -1/+16 | |
| |/ / / / / / | ||||||
| * | | | | | | Bump version | Yosys Bot | 2021-01-22 | 1 | -1/+1 | |
| * | | | | | | Merge pull request #2553 from zachjs/rand-const-modifiers | Miodrag Milanović | 2021-01-21 | 3 | -2/+19 | |
| |\ \ \ \ \ \ | ||||||
| | * | | | | | | Allow combination of rand and const modifiers | Zachary Snow | 2021-01-21 | 3 | -2/+19 | |
| |/ / / / / / | ||||||
| * | | | | | | Bump version | Yosys Bot | 2021-01-21 | 1 | -1/+1 | |
| * | | | | | | Merge pull request #2552 from YosysHQ/claire/yosyshq | Claire Xen | 2021-01-21 | 1 | -18/+18 | |
| |\ \ \ \ \ \ | ||||||
| | * | | | | | | Switch verific bindings from Symbiotic EDA flavored Verific to YosysHQ flavor... | Claire Xenia Wolf | 2021-01-20 | 1 | -18/+18 | |
| |/ / / / / / | ||||||
| * | | | | | | Merge pull request #2536 from TobiasFaller/master | Miodrag Milanović | 2021-01-20 | 1 | -0/+1 | |
| |\ \ \ \ \ \ | ||||||
| | * | | | | | | Fixed missing goto statement in passes/techmap/abc.cc | Tobias Faller | 2021-01-12 | 1 | -0/+1 | |
| | | |_|/ / / | |/| | | | | ||||||
| * | | | | | | Merge pull request #2551 from zachjs/wire-logic | Miodrag Milanović | 2021-01-20 | 3 | -9/+65 | |
| |\ \ \ \ \ \ | |_|/ / / / |/| | | | | | ||||||
| | * | | | | | sv: fix support wire and var data type modifiers | Zachary Snow | 2021-01-20 | 3 | -9/+65 | |
| |/ / / / / | ||||||
| * | | | | | Bump version | Yosys Bot | 2021-01-19 | 1 | -1/+1 | |
| * | | | | | Merge pull request #2547 from zachjs/plugin-so-dsym | whitequark | 2021-01-18 | 1 | -0/+1 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | Add plugin.so.dSYM to .gitignore | Zachary Snow | 2021-01-18 | 1 | -0/+1 | |
| * | | | | | | Merge pull request #2312 from antmicro/typedef-inout | whitequark | 2021-01-18 | 4 | -30/+152 | |
| |\ \ \ \ \ \ | |/ / / / / |/| | | | | | ||||||
| | * | | | | | Add typedef input/output test | Kamil Rakoczy | 2021-01-18 | 2 | -0/+117 | |
| | * | | | | | Fix input/output attributes when resolving typedef of wire | Kamil Rakoczy | 2021-01-18 | 1 | -0/+3 | |
| | * | | | | | Parse package user type in module port list | Lukasz Dalek | 2021-01-18 | 1 | -30/+32 | |
| |/ / / / / | ||||||
| * | / / / | Bump version | Yosys Bot | 2021-01-15 | 1 | -1/+1 | |
| | |/ / / |/| | | | ||||||
| * | | | | opt_share: Fix X and CO signal width for shifted $alu in opt_share. | Marcelina Kościelnicka | 2021-01-14 | 2 | -2/+22 | |
| * | | | | Bump version | Yosys Bot | 2021-01-14 | 1 | -1/+1 | |
| * | | | | Merge pull request #2537 from pepijndevos/spice | Claire Xen | 2021-01-13 | 1 | -7/+15 | |
| |\ \ \ \ | |/ / / |/| | | | ||||||
| | * | | | add buffer option to spice backend | Pepijn de Vos | 2021-01-13 | 1 | -7/+15 | |
| |/ / / | ||||||
| * | | | Bump version | Yosys Bot | 2021-01-05 | 1 | -1/+1 | |
| * | | | Merge pull request #2522 from tomverbeure/simlib_typos2 | whitequark | 2021-01-04 | 1 | -5/+5 | |
| |\ \ \ | ||||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |