aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * abc9_ops: use new 'design -delete' and 'select -unset'Eddie Hung2020-05-142-16/+7
| |
| * ecp5: (* abc9_flop *) gated behind YOSYSEddie Hung2020-05-141-0/+2
| |
| * submod: revert accidental changeEddie Hung2020-05-141-1/+1
| |
| * Revert "Merge branch 'eddie/kernel_makeblackbox' into eddie/abc9_auto_dff"Eddie Hung2020-05-141-1/+0
| | | | | | | | | | This reverts commit e08497c7c9d8a6f7a3eccddf2149c45d9ecff207, reversing changes made to e366fd55122236a21c6daee6765724add840a1f9.
| * xaiger: update help textEddie Hung2020-05-141-4/+4
| |
| * ecp5: add synth_ecp5 -dff to work with -abc9Eddie Hung2020-05-142-12/+47
| |
| * abc9_ops: -prep_dff_map to warn if no specify cellsEddie Hung2020-05-141-7/+12
| |
| * ice40: synth_ice40 cleanupEddie Hung2020-05-141-13/+3
| |
| * ecp5: replace ecp5_ffinit with techmap rules + dff2dffs -match-initEddie Hung2020-05-143-64/+220
| |
| * kernel: Module::makeblackbox() to clear connections + delete wires lastEddie Hung2020-05-141-0/+1
| |
| * ice40: add synth_ice40 -dff option, support with -abc9Eddie Hung2020-05-142-8/+41
| |
| * ice40: split out cells_map.v into ff_map.vEddie Hung2020-05-143-31/+29
| |
| * abc9_ops: -prep_dff_map to cope with plain $_DFF_[NP]_ flopsEddie Hung2020-05-141-12/+39
| |
| * synth_xilinx: rename dff_mode -> dffEddie Hung2020-05-141-8/+10
| |
| * xaiger: do not treat (* init=1'bx *) as 1'b0Eddie Hung2020-05-141-1/+1
| |
| * abc9: cleanupEddie Hung2020-05-141-4/+1
| |
| * abc9_ops: do not use (* abc9_init *)Eddie Hung2020-05-141-16/+31
| |
| * aiger: -xaiger to parse initial state back into (* init *) on Q wireEddie Hung2020-05-141-1/+2
| |
| * xaiger: when -dff use (* init *) for initial stateEddie Hung2020-05-141-3/+15
| |
| * abc9_ops: add 'dff' label for auto handling of (* abc9_flop *) boxesEddie Hung2020-05-149-635/+398
| |
| * abc9: fix behaviour and help for -box optionEddie Hung2020-05-141-3/+7
| |
| * aiger: -xaiger to read $_DFF_[NP]_ back with new clocks createdEddie Hung2020-05-142-3/+24
| | | | | | | | according to mergeability class, and init state as cell attr
| * xaiger: output $_DFF_[NP]_ with mergeability if -dff optionEddie Hung2020-05-141-42/+44
| |
* | Revert "Add support for non-power-of-two mem chunks in verific importer"Claire Wolf2020-05-171-12/+2
| | | | | | | | This reverts commit 173aa27ca5ef6e7c0a9277e8da7765adcd63bfe9.
* | Merge pull request #2055 from YosysHQ/eddie/logger_multipleEddie Hung2020-05-141-7/+36
|\ \ | | | | | | logger: fix for multiple calls with same pattern
| * | logger: clean up docEddie Hung2020-05-141-1/+2
| | |
| * | logger: fix for multiple calls with same patternEddie Hung2020-05-141-6/+34
| |/
* | opt_expr: Sx to Sz; spotted by @XiretzaEddie Hung2020-05-141-1/+1
| |
* | Merge pull request #1994 from YosysHQ/eddie/fix_bug1758Eddie Hung2020-05-149-30/+562
|\ \ | |/ |/| opt_expr: improve single-bit $and/$or/$xor/$xnor cells; gate cells too
| * Fix whitespaceEddie Hung2020-05-141-1/+1
| |
| * test: update opt_expr_alu testEddie Hung2020-05-081-2/+1
| |
| * opt_expr: consume_x to require/imply !keepdcEddie Hung2020-05-081-5/+6
| |
| * opt_expr: restore consume_x; use for coarse grained tooEddie Hung2020-05-081-6/+6
| |
| * tests: opt_expr tests that depend on consumexEddie Hung2020-05-081-0/+35
| |
| * tests: fsm to use a randomly-generated seedEddie Hung2020-04-241-3/+5
| |
| * opt_expr: const_xnor replacement to pad Y with 1'b1Eddie Hung2020-04-242-1/+48
| |
| * tests: opt_expr update xnor/xor testsEddie Hung2020-04-242-7/+6
| |
| * opt_expr: more fixes for $xor/$xnorEddie Hung2020-04-241-23/+47
| |
| * opt_expr: do not group by X, more fixesEddie Hung2020-04-233-20/+61
| |
| * tests: add opt_expr testsEddie Hung2020-04-235-0/+365
| |
| * opt_expr: improve single-bit $and/$or/$xor/$xnor cells; gate cells tooEddie Hung2020-04-231-10/+29
| |
* | Merge pull request #2045 from YosysHQ/eddie/fix2042Eddie Hung2020-05-146-1/+107
|\ \ | | | | | | verilog: error if no direction given for task arguments, default to input in SV mode
| * | test: add another testcase as per @nakengelhardtEddie Hung2020-05-141-0/+25
| | |
| * | verilog: default to input in sv mode if task/func has no dir ...Eddie Hung2020-05-131-2/+10
| | | | | | | | | | | | otherwise error
| * | tests: update/extend task argument testsEddie Hung2020-05-132-2/+35
| | |
| * | verilog: error out when non-ANSI task/func argumentsEddie Hung2020-05-111-1/+5
| | |
| * | tests: add #2042 testcaseEddie Hung2020-05-111-0/+12
| | |
| * | Setup tests/verilog properlyEddie Hung2020-05-113-0/+24
| | |
* | | Merge pull request #2052 from YosysHQ/claire/verific_memfixClaire Wolf2020-05-141-2/+12
|\ \ \ | | | | | | | | Add support for non-power-of-two mem chunks in verific importer
| * | | Add support for non-power-of-two mem chunks in verific importerClaire Wolf2020-05-141-2/+12
| | | | | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-04 23:09:52 +0000