aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Add write address to abc_scc_break of ECP5 dist RAMEddie Hung2019-06-281-1/+1
* Fix DO4 typoEddie Hung2019-06-281-1/+1
* Reduce diff with upstreamEddie Hung2019-06-271-4/+2
* Extraneous newlineEddie Hung2019-06-271-1/+0
* Remove noise from ice40/cells_sim.vEddie Hung2019-06-271-5/+0
* Refactor for one "abc_carry" attribute on moduleEddie Hung2019-06-275-82/+84
* Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-06-272-0/+19
|\
| * Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-272-0/+19
| |\
| | * Merge pull request #1139 from YosysHQ/dave/check-sim-iverilogEddie Hung2019-06-272-0/+19
| | |\
| | | * Add simcells.v, simlib.v, and some outputEddie Hung2019-06-271-1/+11
| | | * tests: Check that Icarus can parse arch sim modelsDavid Shah2019-06-262-0/+9
* | | | Do not use Module::remove() iterator versionEddie Hung2019-06-271-5/+6
* | | | Remove redundant docEddie Hung2019-06-271-3/+0
* | | | Remove &retime when abc9 -fastEddie Hung2019-06-271-1/+1
* | | | Cleanup abc9.ccEddie Hung2019-06-271-15/+17
* | | | Undo iterator based Module::remove() for cells, as containers will notEddie Hung2019-06-272-11/+2
|/ / /
* | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-274-9/+39
|\| |
| * | GrrEddie Hung2019-06-271-1/+1
| * | CapitalisationEddie Hung2019-06-271-1/+1
| * | Make CHANGELOG clearerEddie Hung2019-06-271-0/+1
| * | Merge pull request #1143 from YosysHQ/clifford/fix1135Eddie Hung2019-06-274-8/+38
| |\ \
| | * | Add #1135 testcaseEddie Hung2019-06-272-5/+26
| | * | Add "pmux2shiftx -norange", fixes #1135Clifford Wolf2019-06-272-3/+12
| | |/
* | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-270-0/+0
|\| |
| * | synth_xilinx -arch -> -family, consistent with older synth_intelEddie Hung2019-06-271-7/+8
| * | Merge pull request #1142 from YosysHQ/clifford/fix1132Eddie Hung2019-06-272-6/+345
| |\ \
| | * | Copy tests from eddie/fix1132Eddie Hung2019-06-271-0/+320
| | * | Fix handling of partial covers in muxcover, fixes #1132Clifford Wolf2019-06-271-6/+25
| | |/
| * | Merge pull request #1138 from YosysHQ/koriakin/xc7nocarrymuxEddie Hung2019-06-272-12/+34
| |\ \ | | |/ | |/|
| * | Merge pull request #1137 from mmicko/cell_sim_fixClifford Wolf2019-06-262-14/+1
| |\ \
| | * | Simulation model verilog fixMiodrag Milanovic2019-06-262-14/+1
| |/ /
| * | Improve opt_clean handling of unused public wiresClifford Wolf2019-06-261-2/+2
| * | Improve BTOR2 handling of undriven wiresClifford Wolf2019-06-261-3/+27
| * | Fix segfault on failed VERILOG_FRONTEND::const2ast, closes #1131Clifford Wolf2019-06-261-1/+1
| * | Do not clean up buffer cells with "keep" attribute, closes #1128Clifford Wolf2019-06-261-1/+1
| * | Escape scope names starting with dollar sign in smtio.pyClifford Wolf2019-06-261-1/+4
| * | Add more ECP5 Diamond flip-flops.whitequark2019-06-262-30/+91
* | | Add warning if synth_xilinx -abc9 with family != xc7Eddie Hung2019-06-271-0/+2
* | | Remove unneeded includeEddie Hung2019-06-271-3/+0
* | | Merge origin/masterEddie Hung2019-06-2710-65/+480
* | | Fix spacingEddie Hung2019-06-261-38/+38
* | | Improve debugging message for comb loopsEddie Hung2019-06-261-4/+6
* | | Add WE to ECP5 dist RAM's abc_scc_break tooEddie Hung2019-06-261-1/+1
* | | Update comment on boxesEddie Hung2019-06-262-4/+6
* | | Add "WE" to dist RAM's abc_scc_breakEddie Hung2019-06-261-3/+3
* | | Support more than one port in the abc_scc_break attrEddie Hung2019-06-261-38/+42
* | | Add write_xaiger into CHANGELOGEddie Hung2019-06-261-0/+1
* | | Merge branch 'koriakin/xc7nocarrymux' into xaigEddie Hung2019-06-260-0/+0
|\ \ \ | | |/ | |/|
| * | GrrrEddie Hung2019-06-261-2/+2
* | | Remove unused varEddie Hung2019-06-261-1/+1