aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Expand)AuthorAgeFilesLines
...
| | * | intel: Map M9K BRAM only on families that have itDan Ravensloft2019-07-234-5/+12
| | |/
| * | Merge pull request #1218 from ZirconiumX/synth_intel_iopadsClifford Wolf2019-07-251-8/+8
| |\ \
| | * | intel: Make -noiopads the defaultDan Ravensloft2019-07-241-8/+8
| * | | Merge pull request #1224 from YosysHQ/xilinx_fix_ffEddie Hung2019-07-251-2/+2
| |\ \ \ | | |/ / | |/| |
| | * | xilinx: Fix missing cell name underscore in cells_map.vDavid Shah2019-07-251-2/+2
| * | | ice40: Fix test_dsp_model.shDavid Shah2019-07-191-1/+1
| * | | ice40/cells_sim.v: Fix sign of J and K partial productsDavid Shah2019-07-191-5/+7
| * | | ice40/cells_sim.v: LSB of A/B only signed in 8x8 modeDavid Shah2019-07-191-2/+2
| * | | Add tests for all combinations of A and B signedness for comb mulEddie Hung2019-07-192-1/+229
| * | | Don't copy ref if exists alreadyEddie Hung2019-07-191-1/+3
| | |/ | |/|
| * | Merge pull request #1208 from ZirconiumX/intel_cleanupsDavid Shah2019-07-181-29/+14
| |\ \
| | * | synth_intel: Use stringfDan Ravensloft2019-07-181-7/+2
| | * | synth_intel: s/not family/no family/Dan Ravensloft2019-07-181-2/+2
| | * | intel_synth: Fix help messageBen Widawsky2019-07-181-1/+1
| | * | intel_synth: Small code cleanup to remove if ladderBen Widawsky2019-07-181-28/+10
| | * | intel_synth: Make family explicit and matchBen Widawsky2019-07-181-2/+6
| | * | intel_synth: Minor code cleanupsBen Widawsky2019-07-181-2/+6
| * | | synth_intel: rename for consistency with #1184Dan Ravensloft2019-07-181-4/+4
| |/ /
| * | Merge pull request #1184 from whitequark/synth-better-labelsClifford Wolf2019-07-185-17/+21
| |\ \
| | * | synth_ecp5: rename dram to lutram everywhere.whitequark2019-07-164-13/+13
| | * | synth_{ice40,ecp5}: more sensible pass label naming.whitequark2019-07-162-5/+9
| * | | Merge pull request #1204 from smunaut/fix_1187David Shah2019-07-172-4/+4
| |\ \ \
| | * | | ice40: Adapt the relut process passes to the new $lut <=> SB_LUT4 port mapSylvain Munaut2019-07-162-4/+4
| | | |/ | | |/|
| * / | gen_lut to return correctly sized LUT maskEddie Hung2019-07-161-1/+1
| |/ /
| * | Merge pull request #1186 from YosysHQ/eddie/abc9_ice40_fixEddie Hung2019-07-168-29/+120
| |\ \ | | |/ | |/|
| | * $__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per @whitequarkEddie Hung2019-07-157-8/+8
| | * ice40_opt to $__ICE40_CARRY_LUT4 into $lut not SB_LUTEddie Hung2019-07-131-9/+7
| | * Use Const::from_string() not its constructor...Eddie Hung2019-07-121-1/+1
| | * Off by oneEddie Hung2019-07-121-1/+1
| | * Fix spacingEddie Hung2019-07-121-1/+1
| | * Remove double pushEddie Hung2019-07-121-1/+0
| | * Map to and from this box if -abc9Eddie Hung2019-07-121-2/+3
| | * ice40_opt to handle this box and opt back to SB_LUT4Eddie Hung2019-07-121-0/+48
| | * Add new box to cells_sim.vEddie Hung2019-07-121-2/+25
| | * _ABC macro will map and unmap to this new boxEddie Hung2019-07-122-0/+34
| | * Combine SB_CARRY+SB_LUT into one $__ICE40_CARRY_LUT4 boxEddie Hung2019-07-123-25/+13
| * | Merge pull request #1183 from whitequark/ice40-always-relutClifford Wolf2019-07-121-11/+5
| |\ \ | | |/ | |/|
| | * synth_ice40: switch -relut to be always on.whitequark2019-07-111-10/+4
| | * synth_ice40: fix help text typo. NFC.whitequark2019-07-111-1/+1
| * | Merge pull request #1182 from koriakin/xc6s-bramEddie Hung2019-07-119-8/+598
| |\ \
| | * | synth_xilinx: Initial Spartan 6 block RAM inference support.Marcin Kościelnicki2019-07-119-8/+598
| | |/
| * / xilinx: Fix the default values for FDPE/FDSE INIT attributes to match ISE/Viv...Marcin Kościelnicki2019-07-112-6/+6
| |/
* | Add Tsu offset to boxes, and commentsEddie Hung2019-07-111-6/+11
* | ABC doesn't like negative delays in flop boxes...Eddie Hung2019-07-111-6/+6
* | Fix FDCE_1 boxEddie Hung2019-07-111-1/+1
* | Revert "$pastQ should be first input"Eddie Hung2019-07-111-13/+13
* | Propagate INIT attrEddie Hung2019-07-111-5/+5
* | $pastQ should be first inputEddie Hung2019-07-111-13/+13
* | Fix typoEddie Hung2019-07-111-1/+1
* | Simplify to $__ABC_ASYNC boxEddie Hung2019-07-112-19/+8
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-15 22:13:08 +0000