| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-07-10 | 1 | -7/+12 |
| |\ | |||||
| | * | Fix $__XILINX_MUXF78 box timing | Eddie Hung | 2019-07-01 | 1 | -1/+1 |
| | * | Revert "Fix broken MUXFx box, use MUXF7x2 box instead" | Eddie Hung | 2019-07-01 | 1 | -5/+4 |
| | * | Fix broken MUXFx box, use MUXF7x2 box instead | Eddie Hung | 2019-07-01 | 1 | -4/+5 |
| | * | MUXF78 -> $__MUXF78 to indicate internal | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| | * | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-26 | 1 | -2/+3 |
| | |\ | |||||
| | * | | Cleanup abc_box_id | Eddie Hung | 2019-06-26 | 1 | -5/+5 |
| | * | | Realistic delays for RAM32X1D too | Eddie Hung | 2019-06-24 | 1 | -2/+2 |
| | * | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-24 | 1 | -4/+4 |
| | |\ \ | |||||
| | * | | | Add RAM32X1D box info | Eddie Hung | 2019-06-24 | 1 | -2/+9 |
| | * | | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-24 | 1 | -0/+14 |
| | |\ \ \ | |||||
| | * \ \ \ | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-22 | 1 | -46/+15 |
| | |\ \ \ \ | |||||
| | * | | | | | Add $__XILINX_MUXF78 to preserve entire box | Eddie Hung | 2019-06-21 | 1 | -3/+8 |
| * | | | | | | Update abc_box_id numbering | Eddie Hung | 2019-07-01 | 1 | -4/+4 |
| * | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-07-01 | 1 | -18/+29 |
| |\ \ \ \ \ \ | | |_|_|_|/ | |/| | | | | |||||
| | * | | | | | Update comment on boxes | Eddie Hung | 2019-06-26 | 1 | -2/+3 |
| | * | | | | | Realistic delays for RAM32X1D too | Eddie Hung | 2019-06-25 | 1 | -2/+2 |
| | * | | | | | Add RAM32X1D box info | Eddie Hung | 2019-06-25 | 1 | -2/+9 |
| | | |_|_|/ | |/| | | | |||||
| | * | | | | Use LUT delays for dist RAM delays | Eddie Hung | 2019-06-24 | 1 | -4/+4 |
| | | |_|/ | |/| | | |||||
| | * | | | Add Xilinx dist RAM as comb boxes | Eddie Hung | 2019-06-24 | 1 | -0/+14 |
| | | |/ | |/| | |||||
| | * | | Add comment to xc7 box | Eddie Hung | 2019-06-22 | 1 | -0/+3 |
| | * | | Carry in/out box ordering now move to end, not swap with end | Eddie Hung | 2019-06-22 | 1 | -12/+12 |
| | * | | Remove DFF and RAMD box info for now | Eddie Hung | 2019-06-21 | 1 | -34/+0 |
| | |/ | |||||
| * | | Add box delays for FD* | Eddie Hung | 2019-06-17 | 1 | -10/+10 |
| * | | Cleanup | Eddie Hung | 2019-06-16 | 1 | -2/+2 |
| * | | Re-order alphabetically | Eddie Hung | 2019-06-15 | 1 | -1/+1 |
| * | | Wrap FDRE with $__ABC_FDRE containing comb | Eddie Hung | 2019-06-15 | 1 | -4/+4 |
| |/ | |||||
| * | As per @daveshah1 remove async DFF timing from xilinx | Eddie Hung | 2019-06-14 | 1 | -2/+2 |
| * | Rename +/xilinx/abc.{box,lut} -> abc_xc7.{box,lut} | Eddie Hung | 2019-06-14 | 1 | -0/+62 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |