aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ice40
Commit message (Expand)AuthorAgeFilesLines
* Put abc_* attributes above portEddie Hung2019-08-231-2/+4
* Merge pull request #1304 from YosysHQ/eddie/abc9_refactorEddie Hung2019-08-201-2/+8
|\
| * Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithroEddie Hung2019-08-191-2/+2
| * Update abc_* attr in ecp5 and ice40Eddie Hung2019-08-161-2/+8
* | Fix $lut pin ordering inside $__ICE40_CARRY_WRAPPEREddie Hung2019-08-121-1/+1
* | Revert "Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_ad...Eddie Hung2019-08-126-150/+32
|/
* Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER"David Shah2019-08-106-32/+150
* Merge pull request #1258 from YosysHQ/eddie/cleanupClifford Wolf2019-08-103-5/+5
|\
| * substr() -> compare()Eddie Hung2019-08-071-3/+3
| * RTLIL::S{0,1} -> State::S{0,1}Eddie Hung2019-08-071-1/+1
| * stoi -> atoiEddie Hung2019-08-071-1/+1
* | Allow whitebox modules to be overwrittenEddie Hung2019-08-071-2/+0
* | Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPEREddie Hung2019-08-073-10/+17
* | Add testEddie Hung2019-08-071-1/+10
* | Remove ice40_unlutEddie Hung2019-08-072-107/+0
* | Wrap SB_CARRY+SB_LUT into $__ICE40_FULL_ADDEREddie Hung2019-08-073-39/+14
|/
* ice40: Fix test_dsp_model.shDavid Shah2019-07-191-1/+1
* ice40/cells_sim.v: Fix sign of J and K partial productsDavid Shah2019-07-191-5/+7
* ice40/cells_sim.v: LSB of A/B only signed in 8x8 modeDavid Shah2019-07-191-2/+2
* Add tests for all combinations of A and B signedness for comb mulEddie Hung2019-07-192-1/+229
* Don't copy ref if exists alreadyEddie Hung2019-07-191-1/+3
* Merge pull request #1184 from whitequark/synth-better-labelsClifford Wolf2019-07-181-2/+2
|\
| * synth_{ice40,ecp5}: more sensible pass label naming.whitequark2019-07-161-2/+2
* | ice40: Adapt the relut process passes to the new $lut <=> SB_LUT4 port mapSylvain Munaut2019-07-162-4/+4
* | Merge pull request #1186 from YosysHQ/eddie/abc9_ice40_fixEddie Hung2019-07-168-29/+120
|\ \ | |/ |/|
| * $__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per @whitequarkEddie Hung2019-07-157-8/+8
| * ice40_opt to $__ICE40_CARRY_LUT4 into $lut not SB_LUTEddie Hung2019-07-131-9/+7
| * Use Const::from_string() not its constructor...Eddie Hung2019-07-121-1/+1
| * Off by oneEddie Hung2019-07-121-1/+1
| * Fix spacingEddie Hung2019-07-121-1/+1
| * Remove double pushEddie Hung2019-07-121-1/+0
| * Map to and from this box if -abc9Eddie Hung2019-07-121-2/+3
| * ice40_opt to handle this box and opt back to SB_LUT4Eddie Hung2019-07-121-0/+48
| * Add new box to cells_sim.vEddie Hung2019-07-121-2/+25
| * _ABC macro will map and unmap to this new boxEddie Hung2019-07-122-0/+34
| * Combine SB_CARRY+SB_LUT into one $__ICE40_CARRY_LUT4 boxEddie Hung2019-07-123-25/+13
* | synth_ice40: switch -relut to be always on.whitequark2019-07-111-10/+4
* | synth_ice40: fix help text typo. NFC.whitequark2019-07-111-1/+1
|/
* Error out if -abc9 and -retime specifiedEddie Hung2019-07-101-1/+4
* Update synth_ice40 -device doc to be relevant for -abc9 onlyEddie Hung2019-06-281-2/+2
* Extraneous newlineEddie Hung2019-06-271-1/+0
* Remove noise from ice40/cells_sim.vEddie Hung2019-06-271-5/+0
* Refactor for one "abc_carry" attribute on moduleEddie Hung2019-06-271-2/+2
* abc9: Add wire delays to synth_ice40David Shah2019-06-261-2/+10
* Fix and cleanup ice40 boxes for carry in/outEddie Hung2019-06-224-313/+25
* Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-201-1/+1
|\
| * Fixed small typo in ice40_unlut help summaryacw12512019-06-191-1/+1
| * Fixed the help summary line for a few commandsacw12512019-06-191-1/+1
* | Resolve comments from @daveshah1Eddie Hung2019-06-141-1/+1
* | Remove WIP ABC9 flop supportEddie Hung2019-06-141-25/+25