Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | | | | Merge branch 'master' of github.com:YosysHQ/yosys into pmgen | Clifford Wolf | 2019-02-17 | 2 | -1/+8 | |
| |\ \ \ \ | | | |/ / | | |/| | | ||||||
| * | | | | Progress in pmgen | Clifford Wolf | 2019-01-15 | 1 | -3/+11 | |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | | | Progress in pmgen, add pmgen README | Clifford Wolf | 2019-01-15 | 3 | -14/+260 | |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | | | Fix pmgen "reject" statement | Clifford Wolf | 2019-01-15 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | | | Progress in pmgen | Clifford Wolf | 2019-01-15 | 3 | -36/+139 | |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | | | Progress in pmgen | Clifford Wolf | 2019-01-15 | 3 | -21/+157 | |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | | | Progress in pmgen | Clifford Wolf | 2019-01-15 | 5 | -8/+347 | |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | | | Add mockup .pmg (pattern matcher generator) file | Clifford Wolf | 2019-01-15 | 1 | -0/+75 | |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | | | | | abc9 to only disconnect output ports of AND and NOT gates | Eddie Hung | 2019-02-21 | 1 | -2/+4 | |
| | | | | | ||||||
* | | | | | Merge branch 'clifford/dffsrfix' of https://github.com/YosysHQ/yosys into xaig | Eddie Hung | 2019-02-21 | 1 | -6/+7 | |
|\ \ \ \ \ | | |_|/ / | |/| | | | ||||||
| * | | | | Fix opt_rmdff handling of $_DFFSR_???_ and $_DLATCHSR_???_, fixes #816 | Clifford Wolf | 2019-02-21 | 1 | -6/+7 | |
| | |/ / | |/| | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | | | | ABC -> ABC9 | Eddie Hung | 2019-02-20 | 1 | -1/+1 | |
| | | | | ||||||
* | | | | abc9 to disconnect mapped_mods POs correctly, and do not count $_NOT_ | Eddie Hung | 2019-02-20 | 1 | -21/+29 | |
| | | | | ||||||
* | | | | lut/not/and suffix to be ${lut,not,and} | Eddie Hung | 2019-02-20 | 1 | -4/+4 | |
| | | | | ||||||
* | | | | abc9 to cope with multiple modules | Eddie Hung | 2019-02-20 | 1 | -7/+11 | |
| | | | | ||||||
* | | | | abc9 to use & syntax for -fast, and name fixes | Eddie Hung | 2019-02-20 | 1 | -5/+5 | |
| | | | | ||||||
* | | | | abc9 to cope with indexed wires when creating $lut from $_NOT_ | Eddie Hung | 2019-02-19 | 1 | -1/+6 | |
| | | | | ||||||
* | | | | abc9 to replace $_NOT_ with $lut | Eddie Hung | 2019-02-19 | 1 | -4/+39 | |
| | | | | ||||||
* | | | | Get rid of debugging stuff in abc9 | Eddie Hung | 2019-02-16 | 1 | -6/+1 | |
| | | | | ||||||
* | | | | abc9 to write_aiger with -O option, and ignore dummy outputs | Eddie Hung | 2019-02-16 | 1 | -2/+8 | |
| | | | | ||||||
* | | | | abc9 to handle comb loops, cope with constant outputs, disconnect using new wire | Eddie Hung | 2019-02-16 | 1 | -4/+67 | |
| | | | | ||||||
* | | | | expose command to not skip 'internal' wires beginning with '$' | Eddie Hung | 2019-02-16 | 1 | -1/+1 | |
| | | | | ||||||
* | | | | abc9 to cope with non-wideports, count cells properly | Eddie Hung | 2019-02-16 | 1 | -11/+54 | |
| | | | | ||||||
* | | | | Move lookup inside if | Eddie Hung | 2019-02-15 | 1 | -2/+2 | |
| | | | | ||||||
* | | | | Refactor | Eddie Hung | 2019-02-15 | 1 | -29/+32 | |
| | | | | ||||||
* | | | | Cope with width != 1 when re-mapping cells | Eddie Hung | 2019-02-15 | 1 | -11/+25 | |
| | | | | ||||||
* | | | | abc9 to stitch results with CI/CO properly | Eddie Hung | 2019-02-15 | 1 | -16/+32 | |
| | | | | ||||||
* | | | | Fix stitching | Eddie Hung | 2019-02-13 | 1 | -4/+4 | |
| | | | | ||||||
* | | | | Merge remote-tracking branch 'origin/read_aiger' into xaig | Eddie Hung | 2019-02-13 | 1 | -0/+2 | |
|\ \ \ \ | ||||||
| * | | | | Missing headers for Xcode? | Eddie Hung | 2019-02-12 | 1 | -0/+2 | |
| | |_|/ | |/| | | ||||||
* | | | | Merge https://github.com/YosysHQ/yosys into xaig | Eddie Hung | 2019-02-13 | 1 | -1/+2 | |
|\ \ \ \ | | |/ / | |/| | | ||||||
| * | | | fsm_opt: Fix runtime error for FSMs without a reset state | David Shah | 2019-02-07 | 1 | -1/+2 | |
| |/ / | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | | | Rip out some more stuff | Eddie Hung | 2019-02-13 | 1 | -36/+0 | |
| | | | ||||||
* | | | Rip out unused functions in abc9 | Eddie Hung | 2019-02-12 | 1 | -416/+61 | |
| | | | ||||||
* | | | WIP for ABC with aiger | Eddie Hung | 2019-02-12 | 1 | -130/+19 | |
| | | | ||||||
* | | | Compile abc9 | Eddie Hung | 2019-02-08 | 2 | -8/+9 | |
| | | | ||||||
* | | | Copy abc.cc to abc9.cc | Eddie Hung | 2019-02-08 | 1 | -0/+1868 | |
|/ / | ||||||
* | | proc_clean: fix critical typo. | whitequark | 2019-01-23 | 1 | -1/+1 | |
| | | ||||||
* | | proc_clean: fix fully def check to consider compare/signal length. | whitequark | 2019-01-18 | 1 | -1/+7 | |
|/ | | | | Fixes #790. | |||||
* | flowmap: clean up terminology. | whitequark | 2019-01-08 | 1 | -17/+18 | |
| | | | | | | | | | | * "map": group gates into LUTs; * "pack": replace gates with LUTs. This is important because we have FlowMap and DF-Map, and currently our messages are ambiguous. Also clean up some other log messages while we're at it. | |||||
* | flowmap: implement depth relaxation. | whitequark | 2019-01-08 | 7 | -22/+762 | |
| | ||||||
* | Bugfix in $memrd sharing | Clifford Wolf | 2019-01-07 | 1 | -2/+6 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Merge pull request #782 from whitequark/flowmap_dfs | Clifford Wolf | 2019-01-07 | 3 | -124/+243 | |
|\ | | | | | flowmap: construct a max-volume max-flow min-cut, not just any one | |||||
| * | flowmap: construct a max-volume max-flow min-cut, not just any one. | whitequark | 2019-01-06 | 1 | -7/+10 | |
| | | ||||||
| * | flowmap: add -minlut option, to allow postprocessing with opt_lut. | whitequark | 2019-01-04 | 1 | -7/+21 | |
| | | ||||||
| * | flowmap: cleanup for clarity. NFCI. | whitequark | 2019-01-04 | 3 | -107/+179 | |
| | | ||||||
| * | flowmap: improve debug graph output. NFC. | whitequark | 2019-01-04 | 1 | -47/+76 | |
| | | ||||||
| * | flowmap: add link to longer version of paper. NFC. | whitequark | 2019-01-04 | 1 | -2/+3 | |
| | | ||||||
* | | Switch "bugpoint" from system() to run_command() | Clifford Wolf | 2019-01-07 | 1 | -1/+1 | |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | | bugpoint: new pass. | whitequark | 2019-01-07 | 2 | -1/+370 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A typical use of `bugpoint` would involve a script with a pass under test, e.g.: flowmap -relax -optarea 100 and would be invoked as: bugpoint -yosys ./yosys -script flowmap.ys -clean -cells This replaces the current design with the minimal design that still crashes the `flowmap.ys` script. `bugpoint` can also be used to perform generic design minimization using `select`, e.g. the following script: select i:* %x t:$_MUX_ %i -assert-max 0 would remove all parts of the design except for an unbroken path from an input to an output port that goes through exactly one $_MUX_ cell. (The condition is inverted.) |