aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-1626-1135/+1130
|\
| * Merge pull request #1302 from mmicko/dfflibmap_regressionClifford Wolf2019-08-162-10/+10
| |\
| | * Regression in abc9Miodrag Milanovic2019-08-161-1/+1
| | * Just needed IDs to be IdStringMiodrag Milanovic2019-08-161-9/+9
| * | Add missing NMUX to "abc -g" handlingClifford Wolf2019-08-161-0/+1
| |/
| * ID(\\.*) -> ID(.*)Eddie Hung2019-08-1525-766/+766
| * Transform all "\\*" identifiers into ID()Eddie Hung2019-08-1525-782/+782
| * Transform "$.*" to ID("$.*") in passes/techmapEddie Hung2019-08-1524-367/+362
| * More use of IdString::in()Eddie Hung2019-08-153-10/+9
| * AND with an inverted input, causes X{,N}OR output to be inverted tooEddie Hung2019-08-141-2/+2
| * Revert "Only sort leaves on non-ANDNOT/ORNOT cells"Eddie Hung2019-08-141-7/+6
| * Only sort leaves on non-ANDNOT/ORNOT cellsEddie Hung2019-08-141-6/+7
| * Revert "Since $_ANDNOT_ is not symmetric, do not sort leaves"Eddie Hung2019-08-141-4/+8
| * Since $_ANDNOT_ is not symmetric, do not sort leavesEddie Hung2019-08-121-8/+4
* | move attributes to wiresMarcin Kościelnicki2019-08-132-28/+9
* | review fixesMarcin Kościelnicki2019-08-132-29/+4
* | Add clock buffer insertion pass, improve iopadmap.Marcin Kościelnicki2019-08-133-20/+356
|/
* Merge pull request #1258 from YosysHQ/eddie/cleanupClifford Wolf2019-08-1011-67/+67
|\
| * substr() -> compare()Eddie Hung2019-08-075-28/+28
| * RTLIL::S{0,1} -> State::S{0,1}Eddie Hung2019-08-074-16/+16
| * Merge remote-tracking branch 'origin/master' into eddie/cleanupEddie Hung2019-08-071-22/+20
| |\
| * | stoi -> atoiEddie Hung2019-08-0711-39/+39
| * | Use std::stoi instead of atoi(<str>.c_str())Eddie Hung2019-08-069-32/+32
| * | Use State::S{0,1}Eddie Hung2019-08-061-1/+1
| * | Make liberal use of IdString.in()Eddie Hung2019-08-066-17/+17
* | | Disable NMUX, AOI3, OAI3, AOI4, OAI4 in ABC default gate lib, add "abc -g all...Clifford Wolf2019-08-091-15/+54
* | | Add commentEddie Hung2019-08-071-2/+3
* | | Revert "Add TODO"Eddie Hung2019-08-071-2/+0
* | | Add TODOEddie Hung2019-08-071-0/+2
* | | Compute box_lookup just onceEddie Hung2019-08-071-8/+24
| |/ |/|
* | Redesign of cell cost APIClifford Wolf2019-08-071-22/+20
|/
* Add $_NMUX_, add "abc -g cmos", add proper cmos cell costsClifford Wolf2019-08-062-29/+63
* Merge pull request #1238 from mmicko/vsbuild_fixClifford Wolf2019-08-021-0/+1
|\
| * Visual Studio build fixMiodrag Milanovic2019-07-311-0/+1
* | Fix formatting for msys2 mingw build using GetSizeMiodrag Milanovic2019-08-011-5/+5
|/
* Merge pull request #1188 from YosysHQ/eddie/abc9_push_invertersEddie Hung2019-07-161-44/+127
|\
| * Add commentEddie Hung2019-07-131-0/+5
| * duplicate -> cloneEddie Hung2019-07-121-3/+3
| * More cleanupEddie Hung2019-07-121-8/+2
| * CleanupEddie Hung2019-07-121-29/+51
| * CleanupEddie Hung2019-07-121-10/+4
| * CleanupEddie Hung2019-07-121-15/+24
| * More cleanupEddie Hung2019-07-121-11/+10
| * CleanupEddie Hung2019-07-121-46/+16
| * CleanupEddie Hung2019-07-121-7/+1
| * CleanupEddie Hung2019-07-121-13/+109
* | Merge pull request #1186 from YosysHQ/eddie/abc9_ice40_fixEddie Hung2019-07-161-2/+2
|\ \
| * | Do not double count cells in abcEddie Hung2019-07-121-2/+2
| |/
* | Fix check logic in extract_faMiodrag Milanovic2019-07-161-2/+2
* | If ConstEval fails do not log_abort() but return gracefullyEddie Hung2019-07-131-4/+8
|/