index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
backends
Commit message (
Expand
)
Author
Age
Files
Lines
*
Recognise built-in types (e.g. $_DFF_*)
Eddie Hung
2019-08-30
1
-3
/
+3
*
Revert "Revert "Fix omode which inserts an output if none exists (otherwise a...
Eddie Hung
2019-08-28
1
-7
/
+8
*
Revert "Output "h" extension only if boxes"
Eddie Hung
2019-08-28
1
-32
/
+28
*
Output "h" extension only if boxes
Eddie Hung
2019-08-21
1
-28
/
+32
*
Revert "Fix omode which inserts an output if none exists (otherwise abc9 brea...
Eddie Hung
2019-08-21
1
-8
/
+7
*
Fix omode which inserts an output if none exists (otherwise abc9 breaks)
Eddie Hung
2019-08-20
1
-7
/
+8
*
Revert "Only xaig if GetSize(output_bits) > 0"
Eddie Hung
2019-08-20
1
-149
/
+147
*
Only xaig if GetSize(output_bits) > 0
Eddie Hung
2019-08-20
1
-147
/
+149
*
Remove sequential extension
Eddie Hung
2019-08-20
1
-270
/
+29
*
Do not sigmap!
Eddie Hung
2019-08-20
1
-2
/
+2
*
Minor refactor
Eddie Hung
2019-08-20
1
-7
/
+6
*
Output i/o/h extensions even if no boxes or flops
Eddie Hung
2019-08-19
1
-65
/
+66
*
Add (* abc_arrival *) attribute
Eddie Hung
2019-08-19
1
-9
/
+66
*
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2019-08-19
1
-1
/
+1
|
\
|
*
Fix various NDEBUG compiler warnings, closes #1255
Clifford Wolf
2019-08-13
1
-1
/
+1
*
|
Use %d
Eddie Hung
2019-08-19
1
-1
/
+1
*
|
Merge branch 'eddie/abc9_refactor' into xaig_dff
Eddie Hung
2019-08-16
12
-209
/
+353
|
\
\
|
*
|
Compute abc_scc_break and move CI/CO outside of each abc9
Eddie Hung
2019-08-16
1
-42
/
+0
|
|
/
|
*
Merge pull request #1258 from YosysHQ/eddie/cleanup
Clifford Wolf
2019-08-10
9
-33
/
+33
|
|
\
|
|
*
substr() -> compare()
Eddie Hung
2019-08-07
5
-6
/
+6
|
|
*
RTLIL::S{0,1} -> State::S{0,1}
Eddie Hung
2019-08-07
4
-12
/
+12
|
|
*
Merge remote-tracking branch 'origin/master' into eddie/cleanup
Eddie Hung
2019-08-07
2
-106
/
+240
|
|
|
\
|
|
*
|
Use IdString::begins_with()
Eddie Hung
2019-08-06
1
-2
/
+2
|
|
*
|
RTLIL::S{0,1} -> State::S{0,1}
Eddie Hung
2019-08-06
1
-5
/
+5
|
|
*
|
Use State::S{0,1}
Eddie Hung
2019-08-06
3
-6
/
+6
|
|
*
|
Make liberal use of IdString.in()
Eddie Hung
2019-08-06
2
-2
/
+2
|
*
|
|
Merge pull request #1263 from ucb-bar/firrtl_err_on_unsupported_cell
Clifford Wolf
2019-08-10
1
-1
/
+1
|
|
\
\
\
|
|
*
\
\
Merge branch 'master' into firrtl_err_on_unsupported_cell
Jim Lawson
2019-08-07
9
-116
/
+287
|
|
|
\
\
\
|
|
|
|
|
/
|
|
|
|
/
|
|
|
*
|
|
Call log_error() instead of log_warning() on unsupported cell type in FIRRTL ...
Jim Lawson
2019-07-24
1
-1
/
+1
|
*
|
|
|
Run "clean -purge" on holes_module in its own design
Eddie Hung
2019-08-07
1
-6
/
+11
|
|
|
/
/
|
|
/
|
|
|
*
|
|
Merge pull request #1240 from ucb-bar/firrtl-properties+pow+xnor
Clifford Wolf
2019-08-07
1
-93
/
+203
|
|
\
\
\
|
|
*
|
|
Support explicit FIRRTL properties for better accommodation of FIRRTL/Verilog...
Jim Lawson
2019-07-31
1
-93
/
+203
|
|
|
/
/
|
*
|
|
Merge pull request #1241 from YosysHQ/clifford/jsonfix
David Shah
2019-08-07
1
-13
/
+37
|
|
\
\
\
|
|
|
_
|
/
|
|
/
|
|
|
|
*
|
Implement improved JSON attr/param encoding
Clifford Wolf
2019-08-01
1
-13
/
+37
|
|
|
/
|
*
|
Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs
Clifford Wolf
2019-08-06
6
-3
/
+40
|
*
|
Merge pull request #1238 from mmicko/vsbuild_fix
Clifford Wolf
2019-08-02
1
-1
/
+1
|
|
\
\
|
|
*
|
Visual Studio build fix
Miodrag Milanovic
2019-07-31
1
-1
/
+1
|
|
|
/
|
*
/
Fix formatting for msys2 mingw build using GetSize
Miodrag Milanovic
2019-08-01
1
-6
/
+6
|
|
/
|
*
Merge pull request #1203 from whitequark/write_verilog-zero-width-values
Clifford Wolf
2019-07-18
1
-1
/
+2
|
|
\
|
|
*
write_verilog: dump zero width constants correctly.
whitequark
2019-07-16
1
-1
/
+2
|
*
|
Remove old $pmux_safe code from write_verilog
Clifford Wolf
2019-07-17
1
-5
/
+4
|
|
/
|
*
smt: handle failure of setrlimit syscall
N. Engelhardt
2019-07-15
1
-1
/
+5
|
*
Merge pull request #1172 from whitequark/write_verilog-Sa-as-qmark
Clifford Wolf
2019-07-11
1
-2
/
+8
|
|
\
|
|
*
write_verilog: write RTLIL::Sa aka - as Verilog ?.
whitequark
2019-07-09
1
-2
/
+8
*
|
|
abc_flop to also get topologically sorted
Eddie Hung
2019-07-10
1
-11
/
+10
*
|
|
Fix clk_pol for FD*_1
Eddie Hung
2019-07-10
1
-1
/
+0
*
|
|
Fix spacing
Eddie Hung
2019-07-10
1
-1
/
+1
*
|
|
Change how to specify flops to ABC again
Eddie Hung
2019-07-10
1
-10
/
+20
*
|
|
Use split_tokens()
Eddie Hung
2019-07-10
1
-17
/
+11
*
|
|
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2019-07-10
3
-15
/
+34
|
\
|
|
[next]
