Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Removing old manual from README.md | KrystalDelusion | 2022-12-08 | 1 | -36/+3 |
| | |||||
* | Remove docs dependency on yosys repo (#3558) | KrystalDelusion | 2022-11-24 | 1 | -1/+1 |
| | | | | | | | | | | | * Copies guidelines files into docs/ for website * Copying manual/CHAPTER_Prog for new docs * Copying manual/APPNOTE_011... for new docs Also adding faketime to list of packages for website build. Co-authored-by: KrystalDelusion <krystinedawn@yosyshq.com> | ||||
* | Rst docs conversion (#3496) | KrystalDelusion | 2022-11-15 | 1 | -0/+24 |
| | | | Rst docs conversion | ||||
* | Mention smtlib2_module in README.md and CHANGELOG | Jannis Harder | 2022-07-04 | 1 | -0/+12 |
| | |||||
* | mention distributions' package manager | N. Engelhardt | 2022-01-17 | 1 | -0/+1 |
| | |||||
* | mention tabby+oss cad suite in readme | N. Engelhardt | 2022-01-04 | 1 | -6/+16 |
| | |||||
* | verilog: use derived module info to elaborate cell connections | Zachary Snow | 2021-10-25 | 1 | -0/+5 |
| | | | | | | | | - Attempt to lookup a derived module if it potentially contains a port connection with elaboration ambiguities - Mark the cell if module has not yet been derived - This can be extended to implement automatic hierarchical port connections in a future change | ||||
* | Use HTTPS for website links, gatecat email | Claire Xenia Wolf | 2021-06-09 | 1 | -4/+4 |
| | | | | | | | | | | git ls-tree -r --name-only HEAD | xargs sed -i -rf ~/fixemails.sed s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+(Shah|gatecat)\s+<(dave|david|gatecat)@(symbioticeda.com|yosyshq.com|ds0.me)>/gatecat <gatecat@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/|http://yosyshq.net/yosys/,https://yosyshq.net/yosys/,g; | ||||
* | Fixing old e-mail addresses and deadnames | Claire Xenia Wolf | 2021-06-08 | 1 | -5/+5 |
| | | | | | | | | s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g; | ||||
* | split CodingReadme into multiple files | N. Engelhardt | 2021-03-22 | 1 | -1/+1 |
| | |||||
* | flatten: preserve original object names via hdlname attribute. | whitequark | 2020-06-08 | 1 | -1/+3 |
| | |||||
* | Generalise structs and add support for packed unions. | Peter Crozier | 2020-05-12 | 1 | -1/+1 |
| | |||||
* | Implement SV structs. | Peter Crozier | 2020-05-08 | 1 | -0/+2 |
| | |||||
* | Add "nowrshmsk" attribute, fix shift-and-mask bit slice write for signed ↵ | Claire Wolf | 2020-05-02 | 1 | -0/+3 |
| | | | | | | offset, fixes #1990 Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | README: explain how to do out-of-tree builds. | whitequark | 2020-04-24 | 1 | -1/+8 |
| | |||||
* | ast/simplify: improve enum handling. | whitequark | 2020-04-15 | 1 | -2/+2 |
| | | | | | | | | | | | | | | | | | | | | | Before this commit, enum values were serialized as attributes of form \enum_<width>_<value> where <value> was a decimal signed integer. This has multiple drawbacks: * Enums with large values would be hard to process for downstream tooling that cannot parse arbitrary precision decimals. (In fact Yosys also did not correctly process enums with large values, and would overflow `int`.) * Enum value attributes were not confined to their own namespace, making it harder for downstream tooling to enumerate all such attributes, as opposed to looking up any specific value. * Enum values could not include x or z, which are explicitly permitted in the SystemVerilog standard. After this commit, enum values are serialized as attributes of form \enum_value_<value> where <value> is a bit sequence of the appropriate width. | ||||
* | Support module/package/interface/block scope for typedef names. | Peter Crozier | 2020-03-23 | 1 | -2/+0 |
| | |||||
* | Update Copyright | Claire Wolf | 2020-03-16 | 1 | -1/+1 |
| | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | License: bump year and add title | Waldir Pimenta | 2020-03-14 | 1 | -1/+1 |
| | |||||
* | Small fixes | Eddie Hung | 2020-02-27 | 1 | -6/+6 |
| | |||||
* | xilinx: improve specify functionality | Eddie Hung | 2020-02-27 | 1 | -1/+6 |
| | |||||
* | xilinx: use specify blocks in place of abc9_{arrival,required} | Eddie Hung | 2020-02-27 | 1 | -13/+2 |
| | |||||
* | Merge pull request #1642 from jjj11x/jjj11x/sv-enum | Claire Wolf | 2020-02-20 | 1 | -0/+17 |
|\ | | | | | Enum support | ||||
| * | update documentation for enums and typedefs | Jeff Wang | 2020-02-17 | 1 | -0/+17 |
| | | |||||
* | | Add comment for macOS dependency install | Miodrag Milanović | 2020-02-15 | 1 | -1/+1 |
| | | |||||
* | | Merge pull request #1661 from YosysHQ/eddie/abc9_required | Eddie Hung | 2020-02-05 | 1 | -4/+9 |
|\ \ | | | | | | | abc9: add support for required times | ||||
| * | | Fix typo | Eddie Hung | 2020-01-27 | 1 | -1/+1 |
| | | | |||||
| * | | Update README.md for (* abc9_required *) | Eddie Hung | 2020-01-15 | 1 | -4/+9 |
| |/ | |||||
* / | Update CHANGELOG and README | David Shah | 2020-02-02 | 1 | -0/+4 |
|/ | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Reword (* abc9_flop *) description | Eddie Hung | 2020-01-06 | 1 | -2/+3 |
| | |||||
* | Restore abc9 -keepff | Eddie Hung | 2020-01-01 | 1 | -3/+0 |
| | |||||
* | Add CHANGELOG entry, add abc9_{flop,keep} attr to README.md | Eddie Hung | 2019-12-30 | 1 | -0/+6 |
| | |||||
* | Put specify/endspecify inside `` | Eddie Hung | 2019-12-20 | 1 | -4/+4 |
| | |||||
* | Update README.md :: abc_ -> abc9_ | Eddie Hung | 2019-12-11 | 1 | -3/+3 |
| | |||||
* | clkbufmap: Add support for inverters in clock path. | Marcin Kościelnicki | 2019-11-25 | 1 | -0/+7 |
| | |||||
* | Update CHANGELOG and README | David Shah | 2019-11-22 | 1 | -0/+5 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Update CHANGELOG and README | David Shah | 2019-10-03 | 1 | -0/+2 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Added extractinv pass | Marcin Kościelnicki | 2019-09-19 | 1 | -0/+6 |
| | |||||
* | Merge pull request #1312 from YosysHQ/xaig_arrival | Eddie Hung | 2019-09-05 | 1 | -8/+5 |
|\ | | | | | Allow arrival times of sequential outputs to be specified to abc9 | ||||
| * | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-30 | 1 | -14/+14 |
| |\ | |||||
| * \ | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-30 | 1 | -1/+1 |
| |\ \ | |||||
| * \ \ | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-28 | 1 | -0/+15 |
| |\ \ \ | |||||
| * \ \ \ | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-23 | 1 | -3/+6 |
| |\ \ \ \ | |||||
| * | | | | | Add (* abc_arrival=<int> *) doc | Eddie Hung | 2019-08-20 | 1 | -0/+5 |
| | | | | | | |||||
| * | | | | | Deprecate `abc_scc_break` attribute | Eddie Hung | 2019-08-20 | 1 | -8/+0 |
| | | | | | | |||||
* | | | | | | Update README.md | Clifford Wolf | 2019-09-05 | 1 | -1/+2 |
| | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | | | | | Rename conflicting wires on flatten/techmap, add "hierconn" attribute, fixes ↵ | Clifford Wolf | 2019-09-05 | 1 | -0/+3 |
| |_|_|_|/ |/| | | | | | | | | | | | | | | | | | | | | | | | | #1220 Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | | | | Merge pull request #1340 from YosysHQ/eddie/abc_no_clean | Eddie Hung | 2019-08-30 | 1 | -17/+17 |
|\ \ \ \ \ | |_|_|_|/ |/| | | | | abc9 to not call "clean" at end of run (often called outside) | ||||
| * | | | | Group abc_* attribute doc with other attributes | Eddie Hung | 2019-08-29 | 1 | -17/+17 |
| | |_|/ | |/| | | |||||
* / | | | Format `-pwires` | Eddie Hung | 2019-08-30 | 1 | -1/+1 |
|/ / / |