| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Fix shregmap to correctly recognise non chain users; cleanup | Eddie Hung | 2019-03-18 | 1 | -17/+15 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | shiftx NULL pointer check | Eddie Hung | 2019-03-18 | 1 | -8/+10 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Cleanup | Eddie Hung | 2019-03-16 | 1 | -35/+25 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Only accept <128 for variable length, only if $shiftx exclusive | Eddie Hung | 2019-03-16 | 2 | -13/+18 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Cleanup synth_xilinx | Eddie Hung | 2019-03-15 | 2 | -3/+2 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Working | Eddie Hung | 2019-03-15 | 3 | -274/+434 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Reverse bits in INIT parameter for Xilinx, since MSB is shifted first | Eddie Hung | 2019-03-14 | 1 | -16/+32 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Misspell | Eddie Hung | 2019-03-14 | 1 | -1/+1 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Revert "Add shregmap -init_msb_first and use in synth_xilinx" | Eddie Hung | 2019-03-14 | 2 | -17/+4 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xc7srl | Eddie Hung | 2019-03-14 | 82 | -584/+2483 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | Add shregmap -init_msb_first and use in synth_xilinx | Eddie Hung | 2019-03-14 | 2 | -4/+16 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | Fix cells_map for SRL | Eddie Hung | 2019-03-14 | 1 | -19/+17 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | Move shregmap until after first techmap | Eddie Hung | 2019-03-13 | 1 | -2/+2 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | Refactor $__SHREG__ in cells_map.v | Eddie Hung | 2019-03-13 | 1 | -32/+24 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | Remove SRL16/32 from cells_xtra | Eddie Hung | 2019-02-28 | 2 | -18/+2 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | Add SRL16 and SRL32 sim models | Eddie Hung | 2019-02-28 | 1 | -0/+39 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | Fix SRL16/32 techmap off-by-one | Eddie Hung | 2019-02-28 | 1 | -18/+24 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | synth_xilinx to call shregmap with enable support | Eddie Hung | 2019-02-28 | 2 | -24/+29 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | synth_xilinx to use shregmap with -params too | Eddie Hung | 2019-02-28 | 2 | -22/+19 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | synth_xilinx to now have shregmap call after dff2dffe | Eddie Hung | 2019-02-28 | 1 | -0/+2 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | | Add techmap rule for $__SHREG_DFF_P_ to SRL16/32 | Eddie Hung | 2019-02-28 | 1 | -0/+71 | |
| | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / / | |/| | | | | | | | | | | | | | | | | | | | | | | | | ||||||
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add MUXCY and XORCY to cells_box.v | Eddie Hung | 2019-04-16 | 2 | -0/+15 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Fix wire numbering | Eddie Hung | 2019-04-16 | 1 | -1/+2 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Do not put constants into output_bits | Eddie Hung | 2019-04-16 | 1 | -2/+2 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Remove write_verilog call | Eddie Hung | 2019-04-16 | 1 | -1/+1 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Fix spacing | Eddie Hung | 2019-04-16 | 2 | -2/+2 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Merge branch 'xaig' into xc7mux | Eddie Hung | 2019-04-16 | 2 | -3/+1 | |
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / / / / / / / / | |/| | | | | | | | | | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Re-enable partsel.v test | Eddie Hung | 2019-04-16 | 1 | -1/+0 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | | abc9 to call "setundef -zero" behaving as for abc | Eddie Hung | 2019-04-16 | 1 | -0/+3 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | NULL check before use | Eddie Hung | 2019-04-16 | 1 | -1/+1 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | WIP for box support | Eddie Hung | 2019-04-16 | 1 | -36/+93 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | ABC to read_box before reading netlist | Eddie Hung | 2019-04-16 | 1 | -1/+3 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Make cells.box whiteboxes not blackboxes | Eddie Hung | 2019-04-16 | 1 | -2/+2 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | read_verilog cells_box.v before techmap | Eddie Hung | 2019-04-16 | 1 | -1/+1 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | synth_xilinx: before abc read +/xilinx/cells_box.v | Eddie Hung | 2019-04-16 | 1 | -0/+1 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add +/xilinx/cells_box.v containing models for ABC boxes | Eddie Hung | 2019-04-16 | 2 | -0/+11 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | For 'stat' do not count modules with abc_box_id | Eddie Hung | 2019-04-16 | 1 | -0/+3 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Do not call abc on modules with abc_box_id attr | Eddie Hung | 2019-04-16 | 1 | -0/+3 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Revert "Add abc_box_id attribute to MUXF7/F8 cells" | Eddie Hung | 2019-04-16 | 1 | -2/+0 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Use abc_box_id | Eddie Hung | 2019-04-15 | 1 | -2/+1 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Check abc_box_id attr | Eddie Hung | 2019-04-15 | 1 | -1/+16 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Add abc_box_id attribute to MUXF7/F8 cells | Eddie Hung | 2019-04-15 | 1 | -0/+2 | |
| * | | | | | | | | | | | | | | | | | | | | | | | | | | Merge branch 'xaig' into xc7mux | Eddie Hung | 2019-04-15 | 9 | -100/+246 | |
| |\| | | | | | | | | | | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-15 | 3 | -6/+5 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | |_|_|_|_|_|_|_|/ / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | | | | ||||||
| | | * | | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #937 from YosysHQ/revert-932-eddie/fixdlatch | Eddie Hung | 2019-04-15 | 2 | -4/+3 | |
| | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | | | * | | | | | | | | | | | | | | | | | | | | | | | | Revert "Recognise default entry in case even if all cases covered (fix for #9... | Eddie Hung | 2019-04-15 | 2 | -4/+3 | |
| | | |/ / / / / / / / / / / / / / / / / / / / / / / / | ||||||
| | | * | | | | | | | | | | | | | | | | | | | | | | | | Merge pull request #936 from YosysHQ/README-fix-quotes | Eddie Hung | 2019-04-15 | 1 | -2/+2 | |
| | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | |_|_|_|_|_|_|_|_|_|_|_|_|/ / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | | | | ||||||
| | | | * | | | | | | | | | | | | | | | | | | | | | | | README: fix some incorrect quoting. | whitequark | 2019-04-15 | 1 | -2/+2 | |
| | | |/ / / / / / / / / / / / / / / / / / / / / / / | ||||||
| | * | | | | | | | | | | | | | | | | | | | | | | | | Forgot backslashes | Eddie Hung | 2019-04-12 | 1 | -1/+1 | |
| | * | | | | | | | | | | | | | | | | | | | | | | | | Handle __dummy_o__ and __const[01]__ in read_aiger not abc | Eddie Hung | 2019-04-12 | 2 | -18/+8 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |