Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Allow adders/accumulators with 33 bits using CO output | Eddie Hung | 2019-07-26 | 1 | -3/+8 |
| | |||||
* | Add copyright header, comment on cascade | Eddie Hung | 2019-07-24 | 1 | -4/+34 |
| | |||||
* | Eliminate warnings by sizing O correctly | Eddie Hung | 2019-07-23 | 1 | -1/+5 |
| | |||||
* | Typo for Y_WIDTH | Eddie Hung | 2019-07-23 | 1 | -1/+1 |
| | |||||
* | Fix muxAB logic | Eddie Hung | 2019-07-23 | 1 | -3/+2 |
| | |||||
* | Remove debug print | Eddie Hung | 2019-07-23 | 1 | -1/+1 |
| | |||||
* | Simplify and fix for MACs | Eddie Hung | 2019-07-23 | 2 | -56/+38 |
| | |||||
* | Fix typo | Eddie Hung | 2019-07-23 | 1 | -13/+21 |
| | |||||
* | Fix spacing | Eddie Hung | 2019-07-22 | 1 | -2/+2 |
| | |||||
* | Remove debug | Eddie Hung | 2019-07-22 | 1 | -1/+0 |
| | |||||
* | Pack hi and lo registers separately | Eddie Hung | 2019-07-22 | 2 | -39/+70 |
| | |||||
* | SigSpec::extract() to return as many bits as poss if out of bounds | Eddie Hung | 2019-07-22 | 1 | -1/+7 |
| | |||||
* | Rename according to vendor doc TN1295 | Eddie Hung | 2019-07-22 | 3 | -55/+56 |
| | |||||
* | Pack Y register | Eddie Hung | 2019-07-22 | 2 | -22/+38 |
| | |||||
* | opt and wreduce necessary for -dsp | Eddie Hung | 2019-07-22 | 1 | -2/+4 |
| | |||||
* | Pack adders not just accumulators | Eddie Hung | 2019-07-22 | 2 | -16/+33 |
| | |||||
* | Use minimum sized width wires | Eddie Hung | 2019-07-22 | 1 | -7/+13 |
| | |||||
* | Restore old ffY behaviour | Eddie Hung | 2019-07-19 | 1 | -16/+5 |
| | |||||
* | Cleanup | Eddie Hung | 2019-07-19 | 1 | -5/+5 |
| | |||||
* | Indirection via $__soft_mul | Eddie Hung | 2019-07-19 | 2 | -9/+10 |
| | |||||
* | Do not do sign extension in techmap; let packer do it | Eddie Hung | 2019-07-19 | 1 | -14/+5 |
| | |||||
* | Merge remote-tracking branch 'origin/eddie/wreduce_add' into ice40dsp | Eddie Hung | 2019-07-19 | 3 | -5/+29 |
|\ | |||||
| * | Add another test | Eddie Hung | 2019-07-19 | 1 | -1/+24 |
| | | |||||
| * | Do not access beyond bounds | Eddie Hung | 2019-07-19 | 1 | -1/+1 |
| | | |||||
| * | Add an SigSpec::at(offset, defval) convenience method | Eddie Hung | 2019-07-19 | 1 | -0/+1 |
| | | |||||
| * | Wrap A and B in sigmap | Eddie Hung | 2019-07-19 | 1 | -2/+2 |
| | | |||||
| * | Remove "top" from message | Eddie Hung | 2019-07-19 | 1 | -1/+1 |
| | | |||||
* | | Merge remote-tracking branch 'origin/eddie/wreduce_add' into ice40dsp | Eddie Hung | 2019-07-19 | 2 | -3/+121 |
|\| | |||||
| * | Also optimise MSB of $sub | Eddie Hung | 2019-07-19 | 1 | -3/+3 |
| | | |||||
| * | Add one more test with trimming Y_WIDTH of $sub | Eddie Hung | 2019-07-19 | 1 | -11/+14 |
| | | |||||
| * | Be more explicit | Eddie Hung | 2019-07-19 | 1 | -6/+29 |
| | | |||||
| * | wreduce for $sub | Eddie Hung | 2019-07-19 | 1 | -0/+23 |
| | | |||||
| * | Add tests for sub too | Eddie Hung | 2019-07-19 | 1 | -1/+48 |
| | | |||||
| * | Add test | Eddie Hung | 2019-07-19 | 1 | -0/+22 |
| | | |||||
| * | SigSpec::extract to take negative lengths | Eddie Hung | 2019-07-19 | 1 | -1/+1 |
| | | |||||
* | | Do not $mul -> $__mul if A and B are less than maxwidth | Eddie Hung | 2019-07-19 | 1 | -1/+3 |
| | | |||||
* | | Add DSP_MINWIDTH=11 for ice40 since ice40_dsp uses this threshold | Eddie Hung | 2019-07-19 | 1 | -1/+1 |
| | | |||||
* | | Add a DSP_MINWIDTH macro, and soft-logic for {A_WIDTH,B_WIDTH} <= 1 too | Eddie Hung | 2019-07-19 | 1 | -28/+68 |
| | | |||||
* | | Fine tune ice40_dsp.pmg, add support for packing subsets of registers | Eddie Hung | 2019-07-19 | 4 | -35/+47 |
| | | |||||
* | | Add support for ice40 signed multipliers | Eddie Hung | 2019-07-19 | 1 | -13/+8 |
| | | |||||
* | | Merge branch 'xc7dsp' into ice40dsp | Eddie Hung | 2019-07-19 | 1 | -1/+1 |
|\ \ | |||||
| * | | Fix typo in B | Eddie Hung | 2019-07-19 | 1 | -1/+1 |
| | | | |||||
| * | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-07-18 | 29 | -228/+405 |
| |\| | |||||
* | | | Merge remote-tracking branch 'origin/eddie/signed_ice40_dsp' into ice40dsp | Eddie Hung | 2019-07-19 | 3 | -7/+239 |
|\ \ \ | |||||
| * | | | ice40: Fix test_dsp_model.sh | David Shah | 2019-07-19 | 1 | -1/+1 |
| | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | | ice40/cells_sim.v: Fix sign of J and K partial products | David Shah | 2019-07-19 | 1 | -5/+7 |
| | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | | ice40/cells_sim.v: LSB of A/B only signed in 8x8 mode | David Shah | 2019-07-19 | 1 | -2/+2 |
| | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | | Add tests for all combinations of A and B signedness for comb mul | Eddie Hung | 2019-07-19 | 2 | -1/+229 |
| | | | | |||||
| * | | | Don't copy ref if exists already | Eddie Hung | 2019-07-19 | 1 | -1/+3 |
| | |/ | |/| | |||||
* | | | Use sign_headroom instead | Eddie Hung | 2019-07-19 | 1 | -4/+4 |
| | | |