diff options
author | Eddie Hung <eddie@fpgeh.com> | 2019-07-19 10:28:38 -0700 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2019-07-19 10:28:38 -0700 |
commit | 7bdb3996e20fdbc8acac87f829113ca904e7121c (patch) | |
tree | 4b29c6e5c815c34998f944850a3e394cb9b2fe31 | |
parent | d439a830c6d802e8b2d9eab767d8554764b49b1b (diff) | |
parent | ca94c2d3c4785c45a2fefdb659e9ff94f2f8c7b3 (diff) | |
download | yosys-7bdb3996e20fdbc8acac87f829113ca904e7121c.tar.gz yosys-7bdb3996e20fdbc8acac87f829113ca904e7121c.tar.bz2 yosys-7bdb3996e20fdbc8acac87f829113ca904e7121c.zip |
Merge branch 'xc7dsp' into ice40dsp
-rw-r--r-- | techlibs/common/mul2dsp.v | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/common/mul2dsp.v b/techlibs/common/mul2dsp.v index da887d426..b6aa02834 100644 --- a/techlibs/common/mul2dsp.v +++ b/techlibs/common/mul2dsp.v @@ -200,7 +200,7 @@ module \$__mul_gen (A, B, Y); .B(B[B_WIDTH-1 : (n-1)*(`DSP_B_MAXWIDTH-sign_headroom)]),
.Y(partial[n-1])
);
- assign partial_sum[n-1] = (partial[n-1] << (n-1)*(`DSP_A_MAXWIDTH-sign_headroom)) + partial_sum[n-2];
+ assign partial_sum[n-1] = (partial[n-1] << (n-1)*(`DSP_B_MAXWIDTH-sign_headroom)) + partial_sum[n-2];
assign Y = partial_sum[n-1];
end
else begin
|