aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Uncomment negative setup times; clamp to zero for connectivityEddie Hung2020-05-141-13/+29
* abc9: remove redundant wbflipEddie Hung2020-05-141-1/+0
* xaiger: always sort input/output bits by port idEddie Hung2020-05-141-12/+10
* abc9: generate $abc9_holes design instead of <name>$holesEddie Hung2020-05-143-18/+28
* abc9_ops: more robustEddie Hung2020-05-141-8/+14
* abc9: suppress warnings when no compatible + used flop boxes formedEddie Hung2020-05-143-38/+66
* xilinx: update abc9_dff testsEddie Hung2020-05-141-18/+45
* xilinx: remove no-longer-relevant testEddie Hung2020-05-141-91/+0
* aiger/xaiger: use odd for negedge clk, even for posedgeEddie Hung2020-05-142-10/+13
* abc9: cleanupEddie Hung2020-05-141-7/+11
* Revert "ecp5: replace ecp5_ffinit with techmap rules + dff2dffs -match-init"Eddie Hung2020-05-143-220/+64
* abc9_ops: -prep_dff_map to check $_DFF_[NP]_.Q drives module outputEddie Hung2020-05-141-1/+5
* abc9_ops: do away with '$abc9_cells' selectionEddie Hung2020-05-142-40/+30
* abc9_ops: use new 'design -delete' and 'select -unset'Eddie Hung2020-05-142-16/+7
* ecp5: (* abc9_flop *) gated behind YOSYSEddie Hung2020-05-141-0/+2
* submod: revert accidental changeEddie Hung2020-05-141-1/+1
* Revert "Merge branch 'eddie/kernel_makeblackbox' into eddie/abc9_auto_dff"Eddie Hung2020-05-141-1/+0
* xaiger: update help textEddie Hung2020-05-141-4/+4
* ecp5: add synth_ecp5 -dff to work with -abc9Eddie Hung2020-05-142-12/+47
* abc9_ops: -prep_dff_map to warn if no specify cellsEddie Hung2020-05-141-7/+12
* ice40: synth_ice40 cleanupEddie Hung2020-05-141-13/+3
* ecp5: replace ecp5_ffinit with techmap rules + dff2dffs -match-initEddie Hung2020-05-143-64/+220
* kernel: Module::makeblackbox() to clear connections + delete wires lastEddie Hung2020-05-141-0/+1
* ice40: add synth_ice40 -dff option, support with -abc9Eddie Hung2020-05-142-8/+41
* ice40: split out cells_map.v into ff_map.vEddie Hung2020-05-143-31/+29
* abc9_ops: -prep_dff_map to cope with plain $_DFF_[NP]_ flopsEddie Hung2020-05-141-12/+39
* synth_xilinx: rename dff_mode -> dffEddie Hung2020-05-141-8/+10
* xaiger: do not treat (* init=1'bx *) as 1'b0Eddie Hung2020-05-141-1/+1
* abc9: cleanupEddie Hung2020-05-141-4/+1
* abc9_ops: do not use (* abc9_init *)Eddie Hung2020-05-141-16/+31
* aiger: -xaiger to parse initial state back into (* init *) on Q wireEddie Hung2020-05-141-1/+2
* xaiger: when -dff use (* init *) for initial stateEddie Hung2020-05-141-3/+15
* abc9_ops: add 'dff' label for auto handling of (* abc9_flop *) boxesEddie Hung2020-05-149-635/+398
* abc9: fix behaviour and help for -box optionEddie Hung2020-05-141-3/+7
* aiger: -xaiger to read $_DFF_[NP]_ back with new clocks createdEddie Hung2020-05-142-3/+24
* xaiger: output $_DFF_[NP]_ with mergeability if -dff optionEddie Hung2020-05-141-42/+44
* Merge pull request #2045 from YosysHQ/eddie/fix2042Eddie Hung2020-05-146-1/+107
|\
| * test: add another testcase as per @nakengelhardtEddie Hung2020-05-141-0/+25
| * verilog: default to input in sv mode if task/func has no dir ...Eddie Hung2020-05-131-2/+10
| * tests: update/extend task argument testsEddie Hung2020-05-132-2/+35
| * verilog: error out when non-ANSI task/func argumentsEddie Hung2020-05-111-1/+5
| * tests: add #2042 testcaseEddie Hung2020-05-111-0/+12
| * Setup tests/verilog properlyEddie Hung2020-05-113-0/+24
* | Merge pull request #2052 from YosysHQ/claire/verific_memfixClaire Wolf2020-05-141-2/+12
|\ \
| * | Add support for non-power-of-two mem chunks in verific importerClaire Wolf2020-05-141-2/+12
* | | Merge pull request #2050 from YosysHQ/eddie/opt_clean_fixesClaire Wolf2020-05-142-12/+32
|\ \ \
| * | | opt_clean: improve warning messageEddie Hung2020-05-142-2/+2
| * | | opt_clean: add init testEddie Hung2020-05-141-0/+13
| * | | opt_clean: rminit without -purge; also remove if consistent with const..Eddie Hung2020-05-141-9/+17
| * | | opt_clean: really make 'clean' identical to 'opt_clean' by rminit tooEddie Hung2020-05-141-3/+2
| |/ /