diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2020-05-04 10:22:05 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2020-05-04 10:22:05 -0700 |
| commit | eca9fc01a78c5cc4c1d8120e2ccdf18211bcef37 (patch) | |
| tree | 2f7baee8ade49e326f002d3fd799f95891ff95e0 /frontends/verilog | |
| parent | ad8e7878f6321b9c35ae41b651a7da9a733ce4be (diff) | |
| download | yosys-eca9fc01a78c5cc4c1d8120e2ccdf18211bcef37.tar.gz yosys-eca9fc01a78c5cc4c1d8120e2ccdf18211bcef37.tar.bz2 yosys-eca9fc01a78c5cc4c1d8120e2ccdf18211bcef37.zip | |
verilog: set src attribute for primitives
Diffstat (limited to 'frontends/verilog')
| -rw-r--r-- | frontends/verilog/verilog_parser.y | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/frontends/verilog/verilog_parser.y b/frontends/verilog/verilog_parser.y index 4a5aba79e..f2ff685e9 100644 --- a/frontends/verilog/verilog_parser.y +++ b/frontends/verilog/verilog_parser.y @@ -1747,7 +1747,9 @@ single_prim: /* no name */ { astbuf2 = astbuf1->clone(); ast_stack.back()->children.push_back(astbuf2); - } '(' cell_port_list ')'; + } '(' cell_port_list ')' { + SET_AST_NODE_LOC(astbuf2, @1, @$); + } cell_parameter_list_opt: '#' '(' cell_parameter_list ')' | /* empty */; |