aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* psl-build.adb(build_plus_repeat): fix handling of single edge NFATristan Gingold2023-03-081-3/+15
| | | | For #2373
* Update NEWS and copyright dateTristan Gingold2023-03-061-1/+1
| | | | | Co-Authored-By: Patrick Lehmann <Paebbels@gmail.com> Co-Authored-By: Unai Martinez-Corral <unai.martinezcorral@ehu.eus>
* synth-vhdl_oper: handle to_01. Fix #2372Tristan Gingold2023-03-051-0/+1
|
* synth-vhdl_stmts: handle unaffected in conditional variable assignmentsTristan Gingold2023-03-021-3/+11
| | | | Fix #2369
* synth-vhd_oper: handle rising_edge for bit. For #2369Tristan Gingold2023-03-021-8/+11
|
* synth: handle unaffected in simple sequential signal assignment.Tristan Gingold2023-02-251-4/+9
| | | | Fix #2361
* grt/Makefile.inc: do not use version-script on FreeBSD.Tristan Gingold2023-02-241-1/+4
| | | | Fix #2358
* trans-chap2.adb: fix a warningTristan Gingold2023-02-221-1/+0
|
* synth-vhdl_expr: improve subtype conversionTristan Gingold2023-02-221-69/+160
|
* vhdl-sem_decls(sem_object_type_from_value): refine.Tristan Gingold2023-02-191-5/+20
| | | | | Only use object type when it completes an unconstrained array type like in vhdl 93.
* trans-chap2: elaborate dependencies of macro-expanded packages.Tristan Gingold2023-02-191-19/+38
| | | | Fix #2353
* sem_record_aggregate: add a check for constraints. Fix #2350Tristan Gingold2023-02-131-11/+23
|
* ghdl: print llvm or gcc backend version with --versionTristan Gingold2023-02-122-2/+6
|
* ghdllocal, ghdlxml: adjust after previous commit; fix #2349Tristan Gingold2023-02-112-0/+6
|
* vhdl-sem_lib: units during analysis can depend only on analyzed units.Tristan Gingold2023-02-111-0/+6
|
* synth-vhdl_eval: handle std_logic_arith.conv_std_logic_vectorTristan Gingold2023-02-093-0/+43
| | | | Fix #2347
* synth: preliminary work for PSL endpointsTristan Gingold2023-02-082-1/+19
|
* simul: improve support of PSL endpointsTristan Gingold2023-02-082-10/+12
|
* simul: improve handling of individual signal associationsTristan Gingold2023-02-081-3/+3
|
* synth: do not handle null-vectors for to_hstring.Tristan Gingold2023-02-082-1/+18
| | | | For #2338
* trans-chap8: fix a crash while checking bounds in signal assignments.Tristan Gingold2023-02-081-1/+1
| | | | Fix #2346
* trans-chap8: Fix individual assocs of signal parametersTristan Gingold2023-02-081-22/+44
| | | | (for non-suspendable procedures).
* simul: handle signal assignment to procedure individual associationsTristan Gingold2023-02-081-8/+19
|
* trans-chap8: minor reindentationTristan Gingold2023-02-081-1/+1
|
* synth: use same layout for records in memory as translateTristan Gingold2023-02-0810-70/+229
|
* vhdl-canon: remove signal parameters for all-sensitized processes.Tristan Gingold2023-02-084-9/+54
| | | | Fix #2344
* synth: preliminary work to compute access bounds sizeTristan Gingold2023-02-053-2/+128
|
* elab-vhdl_objtypes: rename acc_bnd_sz to acc_type_szTristan Gingold2023-02-053-7/+7
|
* vhdl-prints: improve output of generate statementsTristan Gingold2023-02-041-12/+5
|
* translate: add --no-elaboration flagTristan Gingold2023-02-045-2/+10
|
* elab-vhdl_debug: handle package in subprogramsTristan Gingold2023-02-041-0/+13
|
* simul: refactoring, expose more subprogramsTristan Gingold2023-02-043-35/+47
|
* mcode/ortho_jit.adb: add option --be-gTristan Gingold2023-02-041-1/+1
|
* vhdl-sem_decls: fix a regression on subtype indication. Fix #2336Tristan Gingold2023-02-031-1/+1
|
* vhdl: reduce use of is_anonymous_type_definitionTristan Gingold2023-02-036-34/+40
|
* TBMTristan Gingold2023-02-024-12/+56
|
* translate: improve support for Flag_ElaborationTristan Gingold2023-02-022-2/+10
|
* vhdl: avoid error storms in assertionsTristan Gingold2023-02-022-2/+4
|
* trans-chap3: minor rewriteTristan Gingold2023-02-021-1/+1
|
* translate: rework translate_object_subtype_indication.Tristan Gingold2023-02-025-66/+83
| | | | Fix #2337
* psl-build: fix fusion with epsilon. Fix #2336Tristan Gingold2023-01-311-0/+1
|
* translate: add a flag to disable elaborationTristan Gingold2023-01-313-106/+125
|
* elab-debugger: also pass top instance on break_timeTristan Gingold2023-01-313-4/+4
|
* ghdlsimul: extract simul-main from simul-vhdl_simulTristan Gingold2023-01-316-110/+186
|
* vhdl-prints: minor rewriteTristan Gingold2023-01-311-31/+33
|
* PSL: optimize True for goto_repeatTristan Gingold2023-01-311-5/+17
|
* psl-disp_nfas: add Dump_NFATristan Gingold2023-01-312-0/+57
|
* synth: avoid a crash after errors in declarations. Fix #2334Tristan Gingold2023-01-301-18/+28
|
* synth: also fix crash for #2333Tristan Gingold2023-01-301-2/+4
|
* simul-vhdl_elab: fix computation of nbr of sourcesTristan Gingold2023-01-301-2/+7
|
generated by cgit v1.2.3 (git 2.25.1) at 2025-10-31 18:28:18 +0000