aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Expand)AuthorAgeFilesLines
...
* ice40: synth_ice40 cleanupEddie Hung2020-05-141-13/+3
* ecp5: replace ecp5_ffinit with techmap rules + dff2dffs -match-initEddie Hung2020-05-143-64/+220
* ice40: add synth_ice40 -dff option, support with -abc9Eddie Hung2020-05-142-8/+41
* ice40: split out cells_map.v into ff_map.vEddie Hung2020-05-143-31/+29
* synth_xilinx: rename dff_mode -> dffEddie Hung2020-05-141-8/+10
* abc9_ops: add 'dff' label for auto handling of (* abc9_flop *) boxesEddie Hung2020-05-145-369/+5
* Merge pull request #2027 from YosysHQ/eddie/verilog_neg_uptoClaire Wolf2020-05-142-7/+30
|\
| * techlibs/common: more robustness when *_WIDTH = 0Eddie Hung2020-05-052-7/+30
* | ice40: fix ICESTORM_LC process sensitivityEddie Hung2020-05-121-1/+1
* | ice40: fix whitespaceEddie Hung2020-05-121-15/+14
* | ecp5: Add missing SERDES parametersDavid Shah2020-05-121-0/+4
* | intel_alm: direct LUTRAM cell instantiationDan Ravensloft2020-05-078-52/+143
* | synth_ice40/ecp5/xilinx: allow abc9.W to be overridden via scratchpadEddie Hung2020-05-043-11/+34
|/
* gowin,ecp5: remove generated files in `make clean`.whitequark2020-04-242-2/+10
* intel_alm: cleanup duplicationDan Ravensloft2020-04-245-113/+64
* intel_alm: work around a Quartus ICEDan Ravensloft2020-04-231-0/+10
* ecp5: ecp5_gsr to skip cells that don't have GSR parameter againEddie Hung2020-04-221-1/+1
* xilinx: improve xilinx_dffopt messageEddie Hung2020-04-221-3/+6
* Cleanup use of hard-coded default parameters in light of #1945Eddie Hung2020-04-222-12/+6
* intel_alm: Documentation improvementsDan Ravensloft2020-04-213-14/+127
* Use default parameter value in getParamMarcelina Kościelnicka2020-04-211-3/+3
* ecp5: Force SIGNED ports to be 1 bitDavid Shah2020-04-161-1/+1
* Fix the truth table for $_SR_* cells.Marcelina Kościelnicka2020-04-153-26/+21
* Get rid of dffsr2dff.Marcelina Kościelnicka2020-04-159-10/+1
* synth_intel_alm: VQM supportDan Ravensloft2020-04-152-6/+3
* synth_intel_alm: alternative synthesis for Intel FPGAsDan Ravensloft2020-04-1518-1/+1453
* Merge pull request #1603 from whitequark/ice40-ram_stylewhitequark2020-04-105-2/+137
|\
| * ecp5: do not map FFRAM if explicitly requested otherwise.whitequark2020-04-031-1/+3
| * ice40: do not map FFRAM if explicitly requested otherwise.whitequark2020-04-031-1/+3
| * ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.whitequark2020-02-062-0/+71
| * ice40: match memory inference attribute values case insensitive.whitequark2020-02-061-0/+1
| * ice40: add support for both 1364.1 and LSE RAM/ROM attributes.whitequark2020-02-061-0/+59
* | Merge pull request #1648 from YosysHQ/eddie/cmp2lcuEddie Hung2020-04-035-13/+121
|\ \
| * | cmp2lcu: rename _90_lcu_cmp -> _80_lcu_cmpEddie Hung2020-04-031-1/+1
| * | cmp2lcu: fail if `LUT_WIDTH < 2Eddie Hung2020-04-031-1/+1
| * | synth: only techmap cmp2{lut,lcu} if -lutEddie Hung2020-04-031-1/+1
| * | synth: use +/cmp2lcu.v in generic 'synth' tooEddie Hung2020-04-031-2/+2
| * | Cleanup +/cmp2lut.vEddie Hung2020-04-031-8/+0
| * | synth_xilinx: techmap +/cmp2lut.v and +/cmp2lcu.v in 'coarse'Eddie Hung2020-04-031-2/+1
| * | +/cmp2lcu.v to work efficiently for fully/partially constant inputsEddie Hung2020-04-031-33/+42
| * | Refactor +/cmp2lcu.v into recursive techmapEddie Hung2020-04-031-38/+65
| * | CleanupEddie Hung2020-04-031-31/+28
| * | Cleanup cmp2lcu.vEddie Hung2020-04-031-16/+16
| * | techmap +/cmp2lcu.v for decomposing arithmetic compares to $lcuEddie Hung2020-04-032-0/+84
| * | cmp2lut: comment out unused since 362f4f9Eddie Hung2020-04-031-8/+8
* | | Merge pull request #1767 from YosysHQ/eddie/idstringsEddie Hung2020-04-0216-387/+387
|\ \ \
| * | | kernel: big fat patch to use more ID::*, otherwise ID(*)Eddie Hung2020-04-0216-366/+366
| * | | kernel: use more ID::*Eddie Hung2020-04-025-26/+26
| |/ /
* / / simcells.v: Generate the fine FF cell types by a python script.Marcin Kościelnicki2020-04-022-19/+270
|/ /
* | Fix indentation in `techlibs/ice40/synth_ice40.cc`.Alberto Gonzalez2020-04-011-4/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-09 02:31:33 +0000