aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/xc7_xcu_brams.txt
Commit message (Expand)AuthorAgeFilesLines
* Add unconditional match blocks for force RAMEddie Hung2019-12-161-4/+36
* Update xc7/xcu bram rulesEddie Hung2019-12-161-8/+4
* Removing fixed attribute value to !ramstyle rulesDiego H2019-12-151-4/+4
* Merging attribute rules into a single match block; Adding testsDiego H2019-12-151-18/+12
* Refactoring memory attribute matching based on IEEE 1364.1 and Tool specificDiego H2019-12-131-0/+19
* Fixing citation in xc7_xcu_brams.txt file. Fixing RAMB36E1 test.Diego H2019-12-121-5/+5
* Updating RAMB36E1 thresholds. Adding test for both RAMB18E1/RAMB36E1Diego H2019-12-121-2/+2
* Adjusting Vivado's BRAM min bits threshold for RAMB18E1Diego H2019-11-271-2/+5
* xilinx: Add support for UltraScale[+] BRAM mappingDavid Shah2019-10-231-0/+105