aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/max10/cells_map.v
Commit message (Expand)AuthorAgeFilesLines
* Add force_downto and force_upto wire attributes.Marcelina Koƛcielnicka2020-05-191-0/+1
* Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal val...c60k282018-03-311-7/+17
* Clean whitespace and permissions in techlibs/intelLarry Doolittle2017-10-051-2/+2
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ...dh732017-10-011-0/+83