aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ecp5
Commit message (Expand)AuthorAgeFilesLines
...
* | Merge pull request #1563 from YosysHQ/dave/async-prldDavid Shah2019-12-182-4/+28
|\ \
| * | ecp5: Add support for mapping PRLD FFsDavid Shah2019-12-072-4/+28
| |/
* / Fix bitwidth mismatch; suppresses iverilog warningEddie Hung2019-12-111-4/+4
|/
* ecp5: Use new autoname pass for better cell/net namesDavid Shah2019-11-151-0/+1
* ecp5: Pass -nomfs to abc9David Shah2019-10-201-2/+2
* Makefile: don't assume python is called `python3`Sean Cross2019-10-191-2/+2
* ecp5: Add ECLKBRIDGECS blackboxDavid Shah2019-10-111-0/+7
* ecp5: Add attrmvcp to copy syn_useioff to driving FFDavid Shah2019-10-101-0/+1
* ecp5: Set syn_useioff on IO FFs to enable packingDavid Shah2019-10-101-8/+8
* Rename abc_* names/attributes to more precisely be abc9_*Eddie Hung2019-10-0410-25/+25
* Panic over. Model was elsewhere. Re-arrange for consistencyEddie Hung2019-10-041-0/+1
* ecp5: Fix shuffle_enable portDavid Shah2019-10-011-2/+2
* ecp5: Add support for mapping 36-bit wide PDP BRAMsDavid Shah2019-10-016-1/+183
* Combine 'flatten' & 'coarse' labels in synth_ecp5 so proc run onceEddie Hung2019-09-261-9/+4
* Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-057-14/+53
|\
| * Rename boxEddie Hung2019-09-021-1/+1
| * Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-09-022-7/+8
| |\
| * \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-307-106/+147
| |\ \
| * \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-286-54/+212
| |\ \ \
| * | | | Fix spacingEddie Hung2019-08-231-1/+1
| * | | | Remove unused modelEddie Hung2019-08-231-13/+0
| * | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-231-3/+6
| |\ \ \ \
| * | | | | ecp5: remove DPR16X4 from abc_unmap.vEddie Hung2019-08-201-20/+0
| * | | | | ecp5 to use -max_iter 1Eddie Hung2019-08-203-4/+3
| * | | | | ecp5 to use abc_map.v and _unmap.vEddie Hung2019-08-207-14/+89
* | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-042-7/+8
|\ \ \ \ \ \ | | |_|_|_|/ | |/| | | |
| * | | | | Fix TRELLIS_FF simulation modelMiodrag Milanovic2019-08-311-6/+7
| * | | | | ecp5_gsr: Fix typoDavid Shah2019-08-311-1/+1
| | |_|_|/ | |/| | |
* | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-307-106/+147
|\| | | |
| * | | | ecp5: Add simulation equivalence check for Diamond FF implementationsDavid Shah2019-08-303-0/+87
| * | | | ecp5: deduplicate Diamond FD/IFS/OFS/IO primitives.whitequark2019-08-305-95/+60
| * | | | ecp5: allow (and enable by default) GSR on FD/IFS/OFS primitives.whitequark2019-08-301-35/+20
| * | | | ecp5: add missing FD primitives.whitequark2019-08-302-72/+76
| * | | | ecp5: fix CEMUX on IFS/OFS primitives.whitequark2019-08-302-18/+18
| | |_|/ | |/| |
* | | | Merge branch 'master' into xc7dspDavid Shah2019-08-307-63/+230
|\| | |
| * | | ecp5: Add GSR supportDavid Shah2019-08-276-54/+212
| | |/ | |/|
| * | Put abc_* attributes above portEddie Hung2019-08-231-5/+10
| |/
| * Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithroEddie Hung2019-08-191-2/+2
| * Update abc_* attr in ecp5 and ice40Eddie Hung2019-08-161-9/+13
* | ecp5: Replace '-dsp' with inverse logic '-nodsp' to match synth_xilinxDavid Shah2019-08-081-11/+11
* | ecp5: Bring up to date with mul2dsp changesDavid Shah2019-08-082-2/+10
* | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-071-101/+244
|\|
| * ecp5: Make cells_sim.v consistent with nextpnrDavid Shah2019-08-071-101/+244
* | Merge remote-tracking branch 'origin/master' into ice40dspEddie Hung2019-07-184-15/+19
|\|
| * synth_ecp5: rename dram to lutram everywhere.whitequark2019-07-164-13/+13
| * synth_{ice40,ecp5}: more sensible pass label naming.whitequark2019-07-161-3/+7
* | OUT port to Y in generic DSPEddie Hung2019-07-151-2/+2
* | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-07-101-1/+4
|\|
| * Error out if -abc9 and -retime specifiedEddie Hung2019-07-101-0/+3
| * synth_ecp5: Fix typo in copyright headerDavid Shah2019-07-091-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-31 01:37:49 +0000