index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
ecp5
/
cells_bb.v
Commit message (
Expand
)
Author
Age
Files
Lines
*
ecp5: Add missing SERDES parameters
David Shah
2020-05-12
1
-0
/
+4
*
ecp5: Add ECLKBRIDGECS blackbox
David Shah
2019-10-11
1
-0
/
+7
*
ecp5: Add support for mapping 36-bit wide PDP BRAMs
David Shah
2019-10-01
1
-1
/
+95
*
ecp5: Add GSR support
David Shah
2019-08-27
1
-0
/
+20
*
ecp5: Add DDRDLLA
David Shah
2019-02-19
1
-0
/
+9
*
ecp5: Add DELAYF/DELAYG blackboxes
David Shah
2019-02-19
1
-0
/
+18
*
ecp5: Add ECLKSYNCB blackbox
David Shah
2019-02-13
1
-1
/
+7
*
ecp5: Full set of IO-related blackboxes
David Shah
2019-02-12
1
-0
/
+102
*
ecp5: More blackboxes
David Shah
2019-01-21
1
-0
/
+17
*
Fix typographical and grammatical errors and inconsistencies.
whitequark
2019-01-02
1
-1
/
+1
*
ecp5: Add 'fake' DCU parameters
David Shah
2018-11-09
1
-0
/
+11
*
ecp5: Add blackboxes for ancillary DCU cells
David Shah
2018-11-09
1
-0
/
+18
*
ecp5: Adding some blackbox cells
David Shah
2018-11-07
1
-0
/
+390
*
ecp5: Remove DSP parameters that don't work
David Shah
2018-10-22
1
-21
/
+0
*
ecp5: Add DSP blackboxes
David Shah
2018-10-21
1
-0
/
+116