aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ecp5/cells_bb.v
Commit message (Expand)AuthorAgeFilesLines
* Add missing parameters for ecp5Rick Luiken2022-04-251-1/+1
* Add DLLDELDECP5-PCIe2021-08-221-0/+9
* ecp5: Add DCSC blackboxgatecat2021-07-061-0/+10
* Add missing parameters for MULT18X18D and ALU54B to ECP5 techlib.Adam Greig2021-05-121-0/+22
* ecp5: Add missing SERDES parametersDavid Shah2020-05-121-0/+4
* ecp5: Add ECLKBRIDGECS blackboxDavid Shah2019-10-111-0/+7
* ecp5: Add support for mapping 36-bit wide PDP BRAMsDavid Shah2019-10-011-1/+95
* ecp5: Add GSR supportDavid Shah2019-08-271-0/+20
* ecp5: Add DDRDLLADavid Shah2019-02-191-0/+9
* ecp5: Add DELAYF/DELAYG blackboxesDavid Shah2019-02-191-0/+18
* ecp5: Add ECLKSYNCB blackboxDavid Shah2019-02-131-1/+7
* ecp5: Full set of IO-related blackboxesDavid Shah2019-02-121-0/+102
* ecp5: More blackboxesDavid Shah2019-01-211-0/+17
* Fix typographical and grammatical errors and inconsistencies.whitequark2019-01-021-1/+1
* ecp5: Add 'fake' DCU parametersDavid Shah2018-11-091-0/+11
* ecp5: Add blackboxes for ancillary DCU cellsDavid Shah2018-11-091-0/+18
* ecp5: Adding some blackbox cellsDavid Shah2018-11-071-0/+390
* ecp5: Remove DSP parameters that don't workDavid Shah2018-10-221-21/+0
* ecp5: Add DSP blackboxesDavid Shah2018-10-211-0/+116
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-25 22:42:55 +0000