iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Added "$fa" cell type	Clifford Wolf	2014-09-08	1	-6/+16
*	Trim msb/lsb zero bits from full adder in maccmap	Clifford Wolf	2014-09-08	1	-5/+27
*	Added 'techmap_maccmap' techmap attribute	Clifford Wolf	2014-09-07	1	-19/+53
*	Added "maccmap" command	Clifford Wolf	2014-09-07	2	-0/+319
*	Removed $bu0 cell type	Clifford Wolf	2014-09-04	1	-12/+1
*	Added "techmap -autoproc"	Clifford Wolf	2014-09-01	1	-2/+18
*	Fixed inserting of Q-inverters in dfflibmap	Clifford Wolf	2014-08-27	1	-0/+5
*	Only call proc_share_dirname() in techmap when necessary	Clifford Wolf	2014-08-23	1	-2/+1
*	Changed frontend-api from FILE to std::istream	Clifford Wolf	2014-08-23	5	-32/+41
*	Changed backend-api from FILE to std::ostream	Clifford Wolf	2014-08-23	1	-4/+5
*	Renamed toposort.h to utils.h	Clifford Wolf	2014-08-17	1	-1/+1
*	Bugfix in iopadmap	Clifford Wolf	2014-08-15	1	-1/+3
*	Renamed $_INV_ cell type to $_NOT_	Clifford Wolf	2014-08-15	2	-5/+5
*	More idstring sort_by_* helpers and fixed tpl ordering in techmap	Clifford Wolf	2014-08-15	1	-3/+3
*	document "techmap -map %<design-name>"	Clifford Wolf	2014-08-15	1	-0/+3
*	Added module->ports	Clifford Wolf	2014-08-14	1	-2/+2
*	Implemented recursive techmap	Clifford Wolf	2014-08-03	1	-16/+62
*	Implemented simplemap support for "techmap -extern"	Clifford Wolf	2014-08-02	1	-5/+40
*	Bugfix in "techmap -extern"	Clifford Wolf	2014-08-02	1	-0/+1
*	No implicit conversion from IdString to anything else	Clifford Wolf	2014-08-02	2	-3/+3
*	More bugfixes related to new RTLIL::IdString	Clifford Wolf	2014-08-02	2	-4/+6
*	More cleanups related to RTLIL::IdString usage	Clifford Wolf	2014-08-02	4	-38/+38
*	Replaced sha1 implementation	Clifford Wolf	2014-08-01	1	-6/+1
*	Renamed port access function on RTLIL::Cell, added param access functions	Clifford Wolf	2014-07-31	5	-98/+98
*	Added module->design and cell->module, wire->module pointers	Clifford Wolf	2014-07-31	1	-1/+1
*	Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace	Clifford Wolf	2014-07-31	2	-2/+2
*	Renamed "stdcells.v" to "techmap.v"	Clifford Wolf	2014-07-31	3	-6/+6
*	Added "techmap -assert"	Clifford Wolf	2014-07-31	1	-13/+42
*	Added techmap CONSTMAP feature	Clifford Wolf	2014-07-30	1	-10/+119
*	Added "techmap -map %{design-name}"	Clifford Wolf	2014-07-29	2	-10/+19
*	Using log_assert() instead of assert()	Clifford Wolf	2014-07-28	3	-7/+4
*	Added techmap -extern	Clifford Wolf	2014-07-27	1	-16/+64
*	Added topological sorting to techmap	Clifford Wolf	2014-07-27	1	-20/+52
*	Using new obj iterator API in a few places	Clifford Wolf	2014-07-27	2	-21/+19
*	Refactoring: Renamed RTLIL::Design::modules to modules_	Clifford Wolf	2014-07-27	6	-21/+21
*	Refactoring: Renamed RTLIL::Module::cells to cells_	Clifford Wolf	2014-07-27	4	-10/+10
*	Refactoring: Renamed RTLIL::Module::wires to wires_	Clifford Wolf	2014-07-27	3	-12/+12
*	Changed more code to the new RTLIL::Wire constructors	Clifford Wolf	2014-07-26	3	-17/+7
*	More RTLIL::Cell API usage cleanups	Clifford Wolf	2014-07-26	1	-2/+2
*	Manual fixes for new cell connections API	Clifford Wolf	2014-07-26	6	-16/+18
*	Changed users of cell->connections_ to the new API (sed command)	Clifford Wolf	2014-07-26	6	-128/+128
*	Renamed RTLIL::{Module,Cell}::connections to connections_	Clifford Wolf	2014-07-26	6	-128/+128
*	Added copy-constructor-like module->addCell(name, other) method	Clifford Wolf	2014-07-26	1	-8/+4
*	Use only module->addCell() and module->remove() to create and delete cells	Clifford Wolf	2014-07-25	6	-122/+59
*	Added "make SMALL=1"	Clifford Wolf	2014-07-24	1	-1/+4
*	Added "make PRETTY=1"	Clifford Wolf	2014-07-24	1	-6/+6
*	Removed RTLIL::SigSpec::expand() method	Clifford Wolf	2014-07-23	2	-131/+69
*	Fixed all users of SigSpec::chunks_rw() and removed it	Clifford Wolf	2014-07-23	3	-25/+24
*	Refactoring {SigSpec\|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3	Clifford Wolf	2014-07-23	2	-3/+3
*	Refactoring {SigSpec\|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3	Clifford Wolf	2014-07-23	2	-3/+3