index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
passes
/
sat
/
eval.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Added "yosys -D" feature
Clifford Wolf
2016-04-21
1
-1
/
+1
*
Import more std:: stuff into Yosys namespace
Clifford Wolf
2015-10-25
1
-1
/
+1
*
Spell check (by Larry Doolittle)
Clifford Wolf
2015-08-14
1
-3
/
+3
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
1
-4
/
+4
*
Replaced ezDefaultSAT with ezSatPtr
Clifford Wolf
2015-02-21
1
-10
/
+10
*
Added log_warning() API
Clifford Wolf
2014-11-09
1
-1
/
+1
*
Renamed TRUE/FALSE to CONST_TRUE/CONST_FALSE because of name collision on Win32
Clifford Wolf
2014-10-10
1
-1
/
+1
*
Renamed SIZE() to GetSize() because of name collision on Win32
Clifford Wolf
2014-10-10
1
-2
/
+2
*
namespace Yosys
Clifford Wolf
2014-09-27
1
-3
/
+3
*
More cleanups related to RTLIL::IdString usage
Clifford Wolf
2014-08-02
1
-1
/
+1
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
1
-6
/
+6
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
1
-1
/
+1
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
1
-11
/
+11
*
Removed RTLIL::SigSpec::optimize()
Clifford Wolf
2014-07-23
1
-3
/
+0
*
Removed RTLIL::SigSpec::expand() method
Clifford Wolf
2014-07-23
1
-6
/
+2
*
Fixed all users of SigSpec::chunks_rw() and removed it
Clifford Wolf
2014-07-23
1
-8
/
+6
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3
Clifford Wolf
2014-07-23
1
-2
/
+2
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3
Clifford Wolf
2014-07-23
1
-2
/
+2
*
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created...
Clifford Wolf
2014-07-22
1
-2
/
+2
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
1
-33
/
+33
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
1
-33
/
+33
*
Added generic RTLIL::SigSpec::parse_sel() with support for selection variables
Clifford Wolf
2014-02-06
1
-4
/
+4
*
Major rewrite of "freduce" command
Clifford Wolf
2014-01-02
1
-1
/
+1
*
Fixed compiler warining in passes/sat/eval.cc
Clifford Wolf
2013-12-07
1
-2
/
+2
*
Added eval -set-undef and eval -table
Clifford Wolf
2013-12-07
1
-11
/
+140
*
Improvements in satgen undef handling
Clifford Wolf
2013-11-25
1
-14
/
+39
*
Improvements in satgen undef handling
Clifford Wolf
2013-11-25
1
-4
/
+20
*
Started implementing undef handling in satgen
Clifford Wolf
2013-11-25
1
-9
/
+30
*
Improved user-friendliness of "sat" and "eval" expression parsing
Clifford Wolf
2013-11-09
1
-17
/
+13
*
Added verification of SAT model to "eval -vloghammer_report" command
Clifford Wolf
2013-11-09
1
-0
/
+43
*
Added handling of unconnected/unspecified signals to eval -vloghammer_report
Clifford Wolf
2013-11-06
1
-2
/
+6
*
Added correct RTL undef handling to eval vloghammer mode
Clifford Wolf
2013-11-06
1
-3
/
+17
*
Added eval -vloghammer_report mode
Clifford Wolf
2013-11-06
1
-4
/
+142
*
Added eval -brute_force_equiv_checker_x mode
Clifford Wolf
2013-08-15
1
-5
/
+15
*
Added "eval" pass
Clifford Wolf
2013-06-19
1
-0
/
+216