aboutsummaryrefslogtreecommitdiffstats
path: root/passes/opt
Commit message (Expand)AuthorAgeFilesLines
* Add warnings for driver-driver conflicts between FFs (and other cells) and co...Clifford Wolf2017-12-121-1/+8
* Fix memory corruption bug in opt_rmdffClifford Wolf2017-10-261-0/+3
* Fix typo in opt_clean log messageClifford Wolf2017-10-261-1/+1
* Revert 90be0d8 as it causes endless loops for some designsClifford Wolf2017-10-141-1/+0
* Fix input vector for reduce cells.Kaj Tuomi2017-10-121-0/+1
* Minor changes to opt_demorgan requested during code reviewAndrew Zonenberg2017-09-142-18/+18
* Initial version of opt_demorgan is functioning for AND/OR gates. Not the pret...Andrew Zonenberg2017-09-122-0/+203
* Don't track , ... contradictions through x/z-bitsClifford Wolf2017-08-251-1/+4
* Add removing of redundant pairs of bits in ==, ===, !=, and !== to opt_exprClifford Wolf2017-08-251-0/+72
* Mostly coding style related fixes in rmports passClifford Wolf2017-08-151-30/+33
* rmports: Now remove ports from cell instances if we optimized them out of tha...Andrew Zonenberg2017-08-141-2/+35
* ProcessModule is no longer virtual (why was it in the first place?)Andrew Zonenberg2017-08-141-1/+1
* rmports now works on all modules in the design, not just the top.Andrew Zonenberg2017-08-141-4/+7
* Updated Makefile to reflect opt_rmports being renamed to rmportsAndrew Zonenberg2017-08-141-1/+1
* Renamed opt_rmports pass to rmportsAndrew Zonenberg2017-08-141-5/+5
* Improved handling of constant connections in opt_rmportsAndrew Zonenberg2017-08-141-0/+2
* Fixed handling of cell ports that aren't wiresAndrew Zonenberg2017-08-141-0/+3
* opt_rmports: Fixed incorrect handling of multi-bit netsAndrew Zonenberg2017-08-141-12/+27
* Removed commented out debug codeAndrew Zonenberg2017-08-141-4/+0
* Added opt_rmports pass (remove unconnected ports from top-level modules)Andrew Zonenberg2017-08-142-0/+133
* Add support for set-reset cell variants to opt_rmdffClifford Wolf2017-08-091-0/+182
* Add handling of constant reset signals to opt_rmdffClifford Wolf2017-08-061-1/+23
* Add consolidation of init attributes to opt_clean, some opt_clean log fixesClifford Wolf2017-07-291-6/+82
* Add "opt_expr -fine" feature to remove neutral bits from reduce and logic ope...Clifford Wolf2017-07-261-0/+47
* Excluded $_TBUF_ from opt_merge passSalvador E. Tropea2017-07-031-0/+1
* Fix and_or_buffer optimization in opt_expr for signed operatorsClifford Wolf2017-07-011-2/+2
* Add $tribuf to opt_merge blacklistClifford Wolf2017-06-301-0/+1
* Squelch trailing whitespaceLarry Doolittle2017-04-121-3/+3
* Disable opt_merge for $anyseq and $anyconstClifford Wolf2017-02-281-0/+3
* Add $live and $fair cell types, add support for s_eventually keywordClifford Wolf2017-02-251-1/+1
* Fixed some "used uninitialized" warnings in opt_exprClifford Wolf2017-02-111-1/+2
* Add optimization of (a && 1'b1) and (a || 1'b0)Clifford Wolf2017-02-111-7/+22
* Fix issue #306, "Bug in opt -full"C-Elegans2017-02-101-1/+19
* Fix handling of init attributes with strange widthClifford Wolf2017-02-092-3/+9
* Add $cover cell type and SVA cover() supportClifford Wolf2017-02-041-1/+1
* Fix indenting and log messages in code merged from opt_compare_prClifford Wolf2017-01-311-102/+120
* Merge branch 'opt_compare_pr' of https://github.com/C-Elegans/yosys into C-El...Clifford Wolf2017-01-311-1/+103
|\
| * Refactor and generalize the comparision optimizationC-Elegans2017-01-301-22/+42
| * Do not use b.as_int() in calculation of bit setC-Elegans2017-01-211-8/+29
| * Optimize compares to powers of 2C-Elegans2017-01-164-81/+61
| * Fix issue #269, optimize signed compare with 0C-Elegans2017-01-153-0/+81
* | Improve opt_rmdff support for $dlatch cellsClifford Wolf2017-01-311-4/+22
|/
* Added opt_rmdff support for $ff cellsClifford Wolf2016-10-141-5/+13
* Added "opt_rmdff -keepdc"Clifford Wolf2016-09-302-7/+20
* Improved init spec handling in opt_rmdff, modernized the code a bitClifford Wolf2016-08-301-39/+82
* Removed $predict againClifford Wolf2016-08-281-1/+1
* Added "wreduce -memx"Clifford Wolf2016-08-201-3/+14
* Optimize memory address port width in wreduce and memory_collect, not verilog...Clifford Wolf2016-08-191-0/+18
* After reading the SV spec, using non-standard predict() instead of expect()Clifford Wolf2016-07-211-1/+1
* Added basic support for $expect cellsClifford Wolf2016-07-131-1/+1