aboutsummaryrefslogtreecommitdiffstats
path: root/passes/hierarchy/hierarchy.cc
Commit message (Expand)AuthorAgeFilesLines
* Replace "ILANG" with "RTLIL" everywhere.whitequark2020-08-261-1/+1
* Use C++11 final/override keywords.whitequark2020-06-181-2/+2
* Merge pull request #2089 from rswarbrick/modportsclairexen2020-06-081-13/+6
|\
| * Simplify a modport check in hierarchy.ccRupert Swarbrick2020-05-261-13/+6
* | Fix small typos in documentation for hierarchy commandRupert Swarbrick2020-05-281-2/+2
|/
* hierarchy: Convert positional parameters to named.Marcelina Koƛcielnicka2020-04-211-3/+27
* kernel: big fat patch to use more ID::*, otherwise ID(*)Eddie Hung2020-04-021-18/+18
* kernel: use more ID::*Eddie Hung2020-04-021-20/+20
* Fix double deletion in `passes/hierarchy/hierarchy.cc`.Alberto Gonzalez2020-03-301-1/+0
* Clean up pseudo-private member usage in `passes/hierarchy/hierarchy.cc`.Alberto Gonzalez2020-03-191-68/+63
* sv: Improve handling of wildcard port connectionsDavid Shah2020-02-021-3/+3
* hierarchy: Correct handling of wildcard port connections with default valuesDavid Shah2020-02-021-7/+14
* hierarchy: Resolve SV wildcard port connectionsDavid Shah2020-02-021-3/+62
* Adopt @cliffordwolf's suggestionEddie Hung2019-09-031-10/+3
* -auto-top should check $abstract (deferred) modules with (* top *)Eddie Hung2019-08-281-0/+31
* stoi -> atoiEddie Hung2019-08-071-3/+3
* IdString::str().substr() -> IdString::substr()Eddie Hung2019-08-061-1/+1
* Fix typosEddie Hung2019-08-061-5/+5
* Use IdString::begins_with()Eddie Hung2019-08-061-11/+9
* Use input default values in hierarchy passClifford Wolf2019-06-191-0/+38
* Refactor hierarchy wand/wor handlingClifford Wolf2019-05-281-102/+143
* move wand/wor resolution into hierarchy passStefan Biereigel2019-05-271-1/+77
* Add "hierarchy -chparam" support for non-verific top modulesClifford Wolf2019-05-031-12/+35
* log_warning_noprefix -> log_warning as per reviewEddie Hung2019-05-031-1/+1
* WIP -chparam support for hierarchy when verificEddie Hung2019-05-031-7/+24
* Add "whitebox" attribute, add "read_verilog -wb"Clifford Wolf2019-04-181-5/+5
* Only run derive on blackbox modules when ports have dynamic sizeClifford Wolf2019-03-021-1/+1
* Minor changes ontop of 71bcc4c: Remove hierarchy warning that is redundant to...Clifford Wolf2019-02-241-5/+1
* Address requested changes - don't require non-$ name.Jim Lawson2019-02-221-7/+7
* Fix normal (non-array) hierarchy -auto-top.Jim Lawson2019-02-191-9/+9
* Define basic_cell_type() function and use it to derive the cell type for arra...Jim Lawson2019-02-151-10/+40
* Fix typographical and grammatical errors and inconsistencies.whitequark2019-01-021-1/+1
* Refactor code to avoid code duplication + added commentsRuben Undheim2018-10-201-2/+5
* Support for SystemVerilog interfaces as a port in the top level module + test...Ruben Undheim2018-10-201-5/+36
* Documentation improvements etc.Ruben Undheim2018-10-131-27/+38
* Support for 'modports' for System Verilog interfacesRuben Undheim2018-10-121-1/+13
* Synthesis support for SystemVerilog interfacesRuben Undheim2018-10-121-7/+165
* Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-2/+2
* Add automatic verific import in hierarchy commandClifford Wolf2018-06-201-1/+19
* Bugfix in handling of array instances with empty portsClifford Wolf2018-05-311-1/+1
* Add "hierarchy -simcheck"Clifford Wolf2018-05-121-7/+23
* Chenged "extensions_map" to "extensions_list" in hierarchy.ccClifford Wolf2018-03-271-2/+2
* passes/hierarchy: Reduce code duplication in expand_moduleSergi Granell2018-03-271-15/+13
* Add .sv support to "hierarchy -libdir"Clifford Wolf2018-03-261-0/+6
* Bugfix in hierarchy blackbox module port width handlingClifford Wolf2018-01-071-1/+2
* Bugfix in hierarchy handling of blackbox module portsClifford Wolf2018-01-051-5/+4
* Temporarily derive blackbox modules in hierarchy to evaluate port widthsClifford Wolf2018-01-041-1/+14
* Add error for cell output ports that are connected to constantsClifford Wolf2017-07-221-20/+21
* Fix handling of empty cell port assignments (i.e. ignore them)Clifford Wolf2017-07-211-0/+3
* Add $live and $fair cell types, add support for s_eventually keywordClifford Wolf2017-02-251-1/+1