index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
passes
/
fsm
/
fsm_detect.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
Update fsm_detect bugfix
Clifford Wolf
2019-11-12
1
-3
/
+4
*
Bugfix in fsm_detect
Clifford Wolf
2019-11-12
1
-6
/
+9
*
Fix typographical and grammatical errors and inconsistencies.
whitequark
2019-01-02
1
-4
/
+4
*
Consistent use of 'override' for virtual methods in derived classes.
Henner Zeller
2018-07-20
1
-2
/
+2
*
Squelch trailing whitespace
Larry Doolittle
2017-04-12
1
-2
/
+2
*
Further improved fsm_detect output, attempt to detect self-resetting circuits
Clifford Wolf
2016-07-09
1
-6
/
+68
*
Added printing of some warning messages to fsm_detect
Clifford Wolf
2016-07-09
1
-14
/
+61
*
Added "yosys -D" feature
Clifford Wolf
2016-04-21
1
-1
/
+1
*
Do not detect fsm state registers with init attribute
Clifford Wolf
2015-09-21
1
-0
/
+2
*
Added $logic_not handling to fsm_detect
Clifford Wolf
2015-09-18
1
-0
/
+2
*
Bugfix in fsm_detect for complex muxtrees
Clifford Wolf
2015-08-18
1
-15
/
+23
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
1
-3
/
+3
*
Added log_warning() API
Clifford Wolf
2014-11-09
1
-1
/
+1
*
namespace Yosys
Clifford Wolf
2014-09-27
1
-0
/
+4
*
RIP $safe_pmux
Clifford Wolf
2014-08-14
1
-1
/
+1
*
More cleanups related to RTLIL::IdString usage
Clifford Wolf
2014-08-02
1
-1
/
+1
*
Renamed port access function on RTLIL::Cell, added param access functions
Clifford Wolf
2014-07-31
1
-7
/
+7
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
1
-1
/
+1
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
1
-1
/
+1
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
1
-2
/
+2
*
Added RTLIL::Cell::has(portname)
Clifford Wolf
2014-07-26
1
-1
/
+1
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
1
-9
/
+9
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
1
-9
/
+9
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
1
-2
/
+2
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
1
-2
/
+2
*
Fixes in fsm detect/extract for better detection of non-fsm circuits
Clifford Wolf
2013-12-06
1
-1
/
+1
*
Added detection for endless recursion in fsm_detect pass
Clifford Wolf
2013-10-30
1
-4
/
+15
*
fixed typos
Johann Glaser
2013-03-18
1
-3
/
+3
*
Added help messages for fsm_* passes
Clifford Wolf
2013-03-01
1
-2
/
+22
*
initial import
Clifford Wolf
2013-01-05
1
-0
/
+160