aboutsummaryrefslogtreecommitdiffstats
path: root/manual/CHAPTER_Verilog.tex
Commit message (Expand)AuthorAgeFilesLines
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-141-12/+12
* Fixed trailing whitespacesClifford Wolf2015-07-021-4/+4
* Corrected spelling mistakes found by lintianRuben Undheim2014-09-061-3/+3
* Added RTLIL and Liberty syntax highlighting to manualClifford Wolf2013-07-251-1/+1
* Added Yosys ManualClifford Wolf2013-07-201-0/+849