aboutsummaryrefslogtreecommitdiffstats
path: root/manual/CHAPTER_Overview.tex
Commit message (Expand)AuthorAgeFilesLines
* Adds appendix on RTLIL text formatRobert Baruch2020-11-221-0/+4
* manual: fix typo.whitequark2020-08-271-1/+1
* Replace "ILANG" with "RTLIL" everywhere.whitequark2020-08-261-9/+8
* flatten: preserve original object names via hdlname attribute.whitequark2020-06-081-0/+7
* Restrict RTLIL::IdString to not contain whitespace or control chars.whitequark2020-05-291-3/+6
* manual: explain RTLIL::Wire::{upto,offset}.whitequark2020-02-091-0/+7
* manual: explain the purpose of `sync always`.whitequark2019-07-021-2/+3
* Explain exact semantics of switch and case rules in the manual.whitequark2019-06-191-0/+12
* manual: document $meminit cell and memory_* passes.whitequark2018-12-201-2/+2
* Renamed opt_share to opt_mergeClifford Wolf2016-03-311-2/+2
* Renamed opt_const to opt_exprClifford Wolf2016-03-311-1/+1
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-141-2/+2
* Fixed trailing whitespacesClifford Wolf2015-07-021-5/+5
* Typos and grammar fixes through chapter 4.Anthony J. Bentley2014-05-021-25/+25
* presentation progressClifford Wolf2014-02-031-1/+0
* Updated manualClifford Wolf2013-09-151-2/+4
* Added RTLIL and Liberty syntax highlighting to manualClifford Wolf2013-07-251-3/+3
* Added Yosys ManualClifford Wolf2013-07-201-0/+525